-
Single-Ended and Differential S-Parameters
Differential circuits have been important incommunication systems for many years. In the past,differential communication circuits operated at lowfrequencies, where they could be designed andanalyzed using lumped-element models andtechniques. With the frequency of operationincreasing beyond 1GHz, and above 1Gbps fordigital communications, this lumped-elementapproach is no longer valid, because the physicalsize of the circuit approaches the size of awavelength.Distributed models and analysis techniques are nowused instead of lumped-element techniques.Scattering parameters, or S-parameters, have beendeveloped for this purpose [1]. These S-parametersare defined for single-ended networks. S-parameterscan be used to describe differential networks, but astrict definition was not developed until Bockelmanand others addressed this issue [2]. Bockelman’swork also included a study on how to adapt single-ended S-parameters for use with differential circuits[2]. This adaptation, called “mixed-mode S-parameters,” addresses differential and common-mode operation, as well as the conversion betweenthe two modes of operation.This application note will explain the use of single-ended and mixed-mode S-parameters, and the basicconcepts of microwave measurement calibration.
標(biāo)簽：
差分電路
單端
模式
上傳時(shí)間：
2014-03-25
上傳用戶：yyyyyyyyyy
-
怎樣使用Nios II處理器來(lái)構(gòu)建多處理器系統(tǒng)
Chapter 1. Creating Multiprocessor Nios II Systems
Introduction to Nios II Multiprocessor Systems . . . . . . . . . . . . . . 1–1
Benefits of Hierarchical Multiprocessor Systems . . . . . . . . . . . . . . . 1–2
Nios II Multiprocessor Systems . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–2
Multiprocessor Tutorial Prerequisites . . . . . . . . . . . . . . . . . . . . . . . 1–3
Hardware Designs for Peripheral Sharing . . . . . . . . . . . .. . . . . . . . 1–3
Autonomous Multiprocessors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–3
Multiprocessors that Share Peripherals . . . . . . . . . . . . . . . . . . . . . . 1–4
Sharing Peripherals in a Multiprocessor System . . . . . . . . . . . . . . . . . 1–4
Sharing Memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–6
The Hardware Mutex Core . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–7
Sharing Peripherals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .. . . . . . 1–8
Overlapping Address Space . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–8
Software Design Considerations for Multiple Processors . . .. . . . . 1–9
Program Memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–9
Boot addresses . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .. 1–13
Debugging Nios II Multiprocessor Designs . . . . . . . . . . . . . . . . 1–15
Design Example: The Dining Philosophers’ Problem . . . . .. . . 1–15
Hardware and Software Requirements . . . . . . . . . . . . . . . .. . . 1–16
Installation Notes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–17
Creating the Hardware System . . . . . . . . . . . . . . .. . . . . . 1–17
Getting Started with the multiprocessor_tutorial_start Design Example 1–17
Viewing a Philosopher System . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–18
Philosopher System Pipeline Bridges . . . . . . . . . . . . . . . . . . . . . 1–19
Adding Philosopher Subsystems . . . . . . . . . . . . . . . . . . . . . . . . . . 1–21
Connecting the Philosopher Subsystems . . . . . . . . . . . . .. . . . . 1–22
Viewing the Complete System . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–27
Generating and Compiling the System . . . . . . . . . . . . . . . . . .. 1–28
標(biāo)簽：
Nios
處理器
多處理器
上傳時(shí)間：
2013-11-21
上傳用戶：lo25643
-
This is the first ever open source implementation of Dynamic Host Configuration Protocol for IPv6 (DHCPv6) server and client on Linux Operating System. The server provides leases (durations or lifetimes) on IPv6 addresses to the clients who request for it
標(biāo)簽：
implementation
Configuration
Protocol
Dynamic
上傳時(shí)間：
2015-02-28
上傳用戶：希醬大魔王
-
Microsoft Press books are available through booksellers and distributors worldwide. For further information
about international editions, contact your local Microsoft Corporation office or contact Microsoft
Press International directly at fax (425) 936-7329. Visit our Web site at www.microsoft.com/mspress.
Send comments to mspinput@microsoft.com.
Microsoft, Microsoft Press, Visual Basic, Visual Studio, Windows, and Windows NT are either registered
trademarks or trademarks of Microsoft Corporation in the United States and/or other countries.
Other product and company names mentioned herein may be the trademarks of their respective owners.
The example companies, organizations, products, domain names, e-mail addresses, logos, people, places,
and events depicted herein are fictitious. No association with any real company, organization, product,
domain name, e-mail address, logo, person, place, or event is intended or should be inferred.
標(biāo)簽：
distributors
booksellers
Microsoft
available
上傳時(shí)間：
2013-12-27
上傳用戶：wuyuying
-
Magenta Systems Internet Packet Monitoring Components are a set of Delphi components designed to capture and monitor internet packets using either raw sockets or the WinPcap device driver. Hardware permitting, ethernet packets may be captured and interpreted, and statistics maintained about the traffic. Uses of packet monitoring include totalling internet traffic by IP address and service, monitoring external or internal IP addresses and services accessed, network diagnostics, and many other applications. The component includes two demonstration applications, one that displays raw packets, the other that totals internet traffic. The components include various filters to reduce the number of packets that need to be processed, by allowing specific IP addresses to be ignored, LAN mask to ignore local traffic, and ignore non-IP traffic such as ARP.
標(biāo)簽：
Components
Monitoring
components
Internet
上傳時(shí)間：
2015-10-30
上傳用戶：水中浮云
-
/*SPI規(guī)范：Data is always clocked into the device on the rising edge of SCK a-*/
/* nd clocked out of the device on the falling edge of SCK.All instruction-*/
/* s,addresses and data are transferred with the most significant bit(MSB) */
/* first.
標(biāo)簽：
clocked
the
always
device
上傳時(shí)間：
2016-02-19
上傳用戶：遠(yuǎn)遠(yuǎn)ssad
-
find the information about a host with the DNS retrieving system calls, such as gethostbyname() and gethostbyaddr().
(2) All the required information are in the hostent structure.
(3) All the aliases and IP addresses of the host is stored in the hostent structure using linked list (鏈表).
標(biāo)簽：
gethostbyname
information
retrieving
the
上傳時(shí)間：
2016-02-21
上傳用戶：13517191407
-
The PCI Local bus concept was developed to break
the PC data I/O bottleneck and clearly opens the door
to increasing system speed and expansion capabilities.
The PCI Local bus moves high speed peripherals
from the I/O bus and places them closer to the system’s
processor bus, providing faster data transfers
between the processor and peripherals. The PCI Local
bus also addresses the industry’s need for a bus standard
which is not directly dependent on the speed,
size and type of system processor. It represents the
first microprocessor independent bus offering performance
more than adequate for the most demanding
applications such as full-motion video.
標(biāo)簽：
bottleneck
developed
the
concept
上傳時(shí)間：
2014-12-03
上傳用戶：ikemada
-
The PCI Local bus concept was developed to break
the PC data I/O bottleneck and clearly opens the door
to increasing system speed and expansion capabilities.
The PCI Local bus moves high speed peripherals
from the I/O bus and places them closer to the system’s
processor bus, providing faster data transfers
between the processor and peripherals. The PCI Local
bus also addresses the industry’s need for a bus standard
which is not directly dependent on the speed,
size and type of system processor. It represents the
first microprocessor independent bus offering performance
more than adequate for the most demanding
applications such as full-motion video.
Hardware reference
標(biāo)簽：
bottleneck
developed
the
concept
上傳時(shí)間：
2016-03-18
上傳用戶：極客
-
The PCI Local bus concept was developed to break
the PC data I/O bottleneck and clearly opens the door
to increasing system speed and expansion capabilities.
The PCI Local bus moves high speed peripherals
from the I/O bus and places them closer to the system’s
processor bus, providing faster data transfers
between the processor and peripherals. The PCI Local
bus also addresses the industry’s need for a bus standard
which is not directly dependent on the speed,
size and type of system processor. It represents the
first microprocessor independent bus offering performance
more than adequate for the most demanding
applications such as full-motion video.
User Manual
標(biāo)簽：
bottleneck
developed
the
concept
上傳時(shí)間：
2014-01-15
上傳用戶：努力努力再努力
