編譯器設(shè)計(jì) analysis-Synthesis Model 分析Analysis: 原始程式轉(zhuǎn)換成階層結(jié)構(gòu)稱為樹(tree)，語法樹(syntax tree) 合成Synthesis: 產(chǎn)生目標(biāo)碼
標(biāo)簽： analysis-Synthesis Analysis Model tree
上傳時(shí)間： 2016-12-01
上傳用戶：dengzb84
With the advent of multimedia, digital signal processing (DSP) of sound has emerged from the shadow of bandwidth-limited speech processing. Today, the main appli- cations of audio DSP are high quality audio coding and the digital generation and manipulation of music signals. They share common research topics including percep- tual measurement techniques and analysis/synthesis methods. Smaller but nonetheless very important topics are hearing aids using signal processing technology and hardware architectures for digital signal processing of audio. In all these areas the last decade has seen a significant amount of application oriented research.
標(biāo)簽： multimedia processing the digital
上傳時(shí)間： 2014-01-23
上傳用戶：xwd2010
Electronic design automation (EDA) company providing logic synthesis and analysis tools for FPGA and ASIC designers.
標(biāo)簽： Electronic automation and providing
上傳時(shí)間： 2014-01-10
上傳用戶：四只眼
Advanced ASIC Chip Synthesis Using Synopsys Design Compiler. This second edition of this book describes the advanced concepts and techniques used towards ASIC chip synthesis, physical synthesis, formal verification and static timing analysis, using the Synopsys suite of tools.
標(biāo)簽： Synthesis Advanced Synopsys Compiler
上傳時(shí)間： 2017-04-04
上傳用戶：lanwei
·Verilog HDL Synthesis, A Practical Primer
標(biāo)簽： nbsp Synthesis Practical Verilog
上傳時(shí)間： 2013-04-24
上傳用戶：muhongqing
·Advanced ASIC Chip Synthesis Using Synopsys Design Compiler,Physical Compiler and Primetime
標(biāo)簽： nbsp Synthesis Advanced Synopsys
上傳時(shí)間： 2013-04-24
上傳用戶：alia
資料->【E】光盤論文->【E5】英文書籍->Design and Analysis of Analog Filters (英).pdf
標(biāo)簽： Analysis Filters Design Analog
上傳時(shí)間： 2013-04-24
上傳用戶：氣溫達(dá)上千萬的
直接數(shù)字頻率合成（Direct Digital Fraquency Synthesis,即DDFS，一般簡稱DDS）是從相位概念出發(fā)直接合成所需要波形的一種新的頻率合成技術(shù)。
標(biāo)簽： Fraquency Synthesis Digital Direct
上傳時(shí)間： 2013-08-27
上傳用戶：wpt
FPGA Synthesis with the Synplify Pro Tool
標(biāo)簽： Synthesis Synplify FPGA with
上傳時(shí)間： 2013-09-04
上傳用戶：sevenbestfei
本文論述了狀態(tài)機(jī)的verilog編碼風(fēng)格,以及不同編碼風(fēng)格的優(yōu)缺點(diǎn)，Steve Golson's 1994 paper, "State Machine Design Techniques for Verilog and VHDL" [1], is agreat paper on state machine design using Verilog, VHDL and Synopsys tools. Steve's paper alsooffers in-depth background concerning the origin of specific state machine types.This paper, "State Machine Coding Styles for Synthesis," details additional insights into statemachine design including coding style approaches and a few additional tricks.
標(biāo)簽： Synthesis Machine Coding Styles
上傳時(shí)間： 2013-10-15
上傳用戶：dancnc
蟲蟲下載站版權(quán)所有 京ICP備2021023401號(hào)-1
