cf VHDL
The cf+ design was designed using the timing diagrams of the Compact Flash specification rev. 1.4, Analog Devices ADSP-218xN DSP Microcomputer specification, and the Intel StrataFlash Memory 28F320J3 specification.
標簽：
specification
the
designed
diagrams
上傳時間：
2013-12-27
上傳用戶：yyyyyyyyyy
