一区二区三区91,亚洲欧美偷拍自拍,性欧美1819sex性高清

file-system

protel_lib-PIC16 is a protel lib file.

protel_lib-PIC16 is a protel lib file.

標(biāo)簽： protel_lib-PIC protel file lib

上傳時(shí)間： 2013-09-18

上傳用戶：hn891122
VHDL,Verilog,System verilog比較

本文簡單討論并總結(jié)了VHDL、Verilog，System verilog 這三中語言的各自特點(diǎn)和區(qū)別As the number of enhancements to variousHardware Description Languages (HDLs) hasincreased over the past year, so too has the complexityof determining which language is best fora particular design. Many designers and organizationsare contemplating whether they shouldswitch from one HDL to another.

標(biāo)簽： Verilog verilog System VHDL

上傳時(shí)間： 2013-10-16

上傳用戶：牛布牛
High-Speed Digital System Design

Introduce High-Speed Digital System Design.

標(biāo)簽： High-Speed Digital Design System

上傳時(shí)間： 2013-10-20

上傳用戶：gps6888
基于System Generator的數(shù)字下變頻設(shè)計(jì)

Xilinx公司推出的DSP設(shè)計(jì)開發(fā)工具System Generator是在Matlab環(huán)境中進(jìn)行建模，是DSP高層系統(tǒng)設(shè)計(jì)與Xilinx FPGA之間實(shí)現(xiàn)的“橋梁”。在分析了FPGA傳統(tǒng)級(jí)設(shè)計(jì)方法的基礎(chǔ)上，提出了基于System Generator的系統(tǒng)級(jí)設(shè)計(jì)新方法，并應(yīng)用新方法設(shè)計(jì)驗(yàn)證了一套數(shù)字下變頻系統(tǒng)，通過仿真和實(shí)驗(yàn)結(jié)果驗(yàn)證了該方法的有效性和準(zhǔn)確性。

標(biāo)簽： Generator System 數(shù)字變頻設(shè)計(jì)

上傳時(shí)間： 2013-11-18

上傳用戶：小草123
P90CL301 I2C driver routines

This application note shows how to write an Inter Integrated Circuit bus driver (I²C) for the Philips P90CL301micro-controller.It is not only an example of writing a driver, but it also includes a set of application interface software routines toquickly implement a complete I²C multi-master system application.For specific applications the user will have to make minimal changes in the driver program. Using the drivermeans linking modules to your application software and including a header-file into the application sourceprograms. A small example program of how to use the driver is listed.The driver supports i.a. polled or interrupt driven message handling, slave message transfers and multi-mastersystem applications. Furthermore, it is made suitable for use in conjunction with real time operating systems, likepSOS+.

標(biāo)簽： routines driver P90 301

上傳時(shí)間： 2013-11-23

上傳用戶：weixiao99
Control System of Stepp ingMot

提出了一個(gè)由AT89C52單片機(jī)控制步進(jìn)電機(jī)的實(shí)例。可以通過鍵盤輸入相關(guān)數(shù)據(jù), 并根據(jù)需要, 實(shí)時(shí)對(duì)步進(jìn)電機(jī)工作方式進(jìn)行設(shè)置, 具有實(shí)時(shí)性和交互性的特點(diǎn)。該系統(tǒng)可應(yīng)用于步進(jìn)電機(jī)控制的大多數(shù)場合。實(shí)踐表明, 系統(tǒng)性能優(yōu)于傳統(tǒng)的步進(jìn)電機(jī)控制器。關(guān)鍵詞: 單片機(jī); 步進(jìn)電動(dòng)機(jī); 直流固態(tài)繼電器; 實(shí)時(shí)控制Con trol System of Stepp ingMotor Ba sed on AT89C52 ChipM icrocomputerMENGWu2sheng, L ILiang (College of Automatization, Northwestern Polytechnical Unversity, Xipan 710072, China)ABSTRACT: A stepp ing motor control system based on AT89C52 chip microcomputer was described.The data can be inputwith keyboard, and stepp ingmotorwas controlled by these data. According to the demand, users can set the workingmodel of stepp ingmotor in real2time. This system can be widely used in stepp ing motor controlling. The p ractice showed that the performance of this system outdid the tradi tional stepp ing motor controller.KEY WORDS: Chip microcomputer; Stepp ingmotor; DCSSR; Real2time control

標(biāo)簽： Control System ingMot Stepp

上傳時(shí)間： 2013-11-19

上傳用戶：leesuper
8051VHDL代碼

8051參考設(shè)計(jì)，與其他8051的免費(fèi)IP相比，文檔相對(duì)較全，Oregano System 提供 This is version 1.3 of the MC8051 IP core. September 2002: Oregano Systems - Design & Consulting GesmbH Change history: - Improved tb_mc8051_siu_sim.vhd to verify duplex operation. - Corrected problem with duplex operation in file mc8051_siu_rtl.vhd

標(biāo)簽： 8051 VHDL 代碼

上傳時(shí)間： 2014-12-28

上傳用戶：tb_6877751
帶有SerDes接口的PLB千兆位級(jí)以太網(wǎng)MAC

This application note describes a reference system which illustrates how to build an embeddedPowerPC® system using the Xilinx 1-Gigabit Ethernet Media Access Controller processor core.This system has the PLB_Gemac configured to use Scatter/Gather Direct Memory Access andthe Serializer/Deserializer (SerDes) interface. This application note describes how to set up thespecific clocking structure required for the SerDes interface and the constraints to be added tothe UCF file. This reference system is complete with a standalone software application to testsome of the main features of this core, including access to registers, DMA capabilities, transmitand receive in loopback mode. This reference system is targeted for the ML300 evaluationboard.

標(biāo)簽： SerDes PLB MAC 接口

上傳時(shí)間： 2013-11-01

上傳用戶：truth12
The Linux Programming Interface - A Linux and UNIX System Programming Handbook

The Linux Programming Interface - A Linux and UNIX System

標(biāo)簽： Programming Linux Interface Handbook

上傳時(shí)間： 2013-11-10

上傳用戶：asdstation
ARM embeded system designer

ARM embeded system designer,周立功版本，國內(nèi)較有名的一版。

標(biāo)簽： designer embeded system ARM

上傳時(shí)間： 2013-10-31

上傳用戶：zaizaibang