亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频

蟲蟲首頁| 資源下載| 資源專輯| 精品軟件
登錄| 注冊

followed

  • Three-input Majority Voter -- The entity declaration is followed by three alternative architectures

    Three-input Majority Voter -- The entity declaration is followed by three alternative architectures which achieve the same functionality in different ways.

    標簽: architectures Three-input declaration alternative

    上傳時間: 2013-12-27

    上傳用戶:liansi

  • Swfdec still is development software, but has also followed a rigid no-crashes-allowed policy. I b

    Swfdec still is development software, but has also followed a rigid no-crashes-allowed policy. I believe it s stable enough now to be installed as a default plugin for people that can live with occasional crashes of their browser. But don t blame me if it does crash. File a bug at https://bugs.freedesktop.org/enter_bug.cgi?product=swfdec

    標簽: no-crashes-allowed development followed software

    上傳時間: 2016-04-14

    上傳用戶:franktu

  • PRINCIPLE: Removal of the row mean from each row, followed by division of the row by the respective

    PRINCIPLE: Removal of the row mean from each row, followed by division of the row by the respective row standard deviation.

    標簽: the row respective PRINCIPLE

    上傳時間: 2016-11-27

    上傳用戶:z1191176801

  • JPEG Image compression using IJG standards followed

    JPEG Image compression using IJG standards followed

    標簽: compression standards followed Image

    上傳時間: 2017-07-11

    上傳用戶:z754970244

  • Verilog Coding Style for Efficient Digital Design

      In this paper, we discuss efficient coding and design styles using verilog. This can beimmensely helpful for any digital designer initiating designs. Here, we address different problems rangingfrom RTL-Gate Level simulation mismatch to race conditions in writing behavioral models. All theseproblems are accompanied by an example to have a better idea, and these can be taken care off if thesecoding guidelines are followed. Discussion of all the techniques is beyond the scope of this paper, however,here we try to cover a few of them.

    標簽: Efficient Verilog Digital Coding

    上傳時間: 2013-11-22

    上傳用戶:han_zh

  • 降壓升壓型控制器簡化手持式產(chǎn)品的DC/DC轉(zhuǎn)換器設(shè)計

      A number of conventional solutions have been available forthe design of a DC/DC converter where the output voltageis within the input voltage range—a common scenarioin Li-Ion battery-powered applications—but none werevery attractive until now. Conventional topologies, suchas SEPIC or boost followed by buck, have numerousdisadvantages, including low effi ciency, complex magnetics,polarity inversion and/or circuit complexity/cost. TheLTC®3785 buck-boost controller yields a simple, effi cient,low parts-count, single-converter solution that is easyto implement, thus avoiding the drawbacks associatedwith traditional solutions.

    標簽: DC 降壓 升壓型 控制器

    上傳時間: 2013-10-21

    上傳用戶:ljt101007

  • XAPP122 - Spartan-XL FPGA的Express配置

    Express Mode uses an 8-bit wide bus path for fast configuration of Xilinx FPGAs. Thisapplication note provides information on how to perform Express configuration specifically forthe Spartan™-XL family. The Express mode signals and their associated timing are defined.The steps of Express configuration are described in detail, followed by detailed instructions thatshow how to implement the configuration circui

    標簽: Spartan-XL Express XAPP FPGA

    上傳時間: 2014-12-28

    上傳用戶:hewenzhi

  • ZBT SRAM控制器參考設(shè)計,xilinx提供VHDL代碼

    ZBT SRAM控制器參考設(shè)計,xilinx提供VHDL代碼 Description:   Contains the following files     readme.txt appnote_zbtp.vhd appnote_zbtf.vhd appnote_zbt.ucf Platform:   All Installation/Use:   Use 'unzip' on the .zip file and 'gunzip' followed by 'tar -xvf' on the .tar.gz file.

    標簽: xilinx SRAM VHDL ZBT

    上傳時間: 2013-11-24

    上傳用戶:31633073

  • HITECH與電腦的通信協(xié)議

    1 Communication Protocol (Computer as master)   The communication protocol describes here allows your computer to access 4096 internal registers (W0000-W4095) and 1024 internal relays (B0000-B1023) in the Workstation..   1.1 Request Message Format   Request message is a command message to be sent from the computer to the Workstation. The data structure of request message is shown below. Note that numbers are always in hexadecimal form and converted into ASCII characters. For example, Workstation unit number 14 will appear in the message as character 0(30h) followed by character E(45h); a BCC of 5Ah will appear in the message as character 5(35h) followed by character A(41h). 

    標簽: HITECH 電腦 通信協(xié)議

    上傳時間: 2013-10-28

    上傳用戶:cxl274287265

  • XAPP122 - Spartan-XL FPGA的Express配置

    Express Mode uses an 8-bit wide bus path for fast configuration of Xilinx FPGAs. Thisapplication note provides information on how to perform Express configuration specifically forthe Spartan™-XL family. The Express mode signals and their associated timing are defined.The steps of Express configuration are described in detail, followed by detailed instructions thatshow how to implement the configuration circui

    標簽: Spartan-XL Express XAPP FPGA

    上傳時間: 2015-01-02

    上傳用戶:nanxia

主站蜘蛛池模板: 上思县| 宜兰县| 正定县| 揭西县| 乌苏市| 博兴县| 谷城县| 连南| 淳安县| 曲水县| 邳州市| 拉孜县| 穆棱市| 张家界市| 湖口县| 云梦县| 荥阳市| 瑞丽市| 山丹县| 鹤壁市| 宕昌县| 仪陇县| 德昌县| 临夏市| 岳池县| 邵阳市| 石楼县| 扎赉特旗| 纳雍县| 云霄县| 怀柔区| 大英县| 华安县| 文安县| 四川省| 庆城县| 康马县| 兴海县| 子长县| 家居| 河曲县|