亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频

蟲蟲首頁| 資源下載| 資源專輯| 精品軟件
登錄| 注冊

for-win

  • Cadence guide for verilog

    Cadence guide for verilog

    標簽: Cadence verilog guide for

    上傳時間: 2013-09-04

    上傳用戶:123454

  • 著名的游戲開發庫Allegro4.2.0 for DELPHI

    著名的游戲開發庫Allegro4.2.0 for DELPHI.rar

    標簽: Allegro DELPHI for

    上傳時間: 2013-09-06

    上傳用戶:海陸空653

  • JTAG programmator for DSP TI

    JTAG programmator for DSP TI

    標簽: programmator JTAG DSP for

    上傳時間: 2013-09-09

    上傳用戶:541657925

  • ATmega128 circuit for ORCAD

    ATmega128 circuit for ORCAD

    標簽: circuit ATmega ORCAD 128

    上傳時間: 2013-09-10

    上傳用戶:xuanjie

  • Altium Designer 6 Training for FPGA

    Altium Designer 6 Training for FPGA,Software andSystemsDevelopmentEmbedded Intelligence Training

    標簽: Designer Training Altium FPGA

    上傳時間: 2013-09-13

    上傳用戶:回電話#

  • Protel for Windows v1.5

    Protel for Windows v1.5 軟件為例來介紹一下高頻電路布線時. Protel 軟件 能提供的一些特殊對策 ...Protel for WindowsV1.5 能提供16 個銅線層和4 個. 電源層 合理選擇層數能大幅度降低印板尺寸能充分利用中間層來設置屏蔽 ...\r\n

    標簽: Windows Protel 1.5 for

    上傳時間: 2013-09-20

    上傳用戶:子虛烏有

  • Proteus examples for fun!

    Proteus examples for fun!

    標簽: examples Proteus for fun

    上傳時間: 2013-09-25

    上傳用戶:tianyi996

  • Verilog Coding Style for Efficient Digital Design

      In this paper, we discuss efficient coding and design styles using verilog. This can beimmensely helpful for any digital designer initiating designs. Here, we address different problems rangingfrom RTL-Gate Level simulation mismatch to race conditions in writing behavioral models. All theseproblems are accompanied by an example to have a better idea, and these can be taken care off if thesecoding guidelines are followed. Discussion of all the techniques is beyond the scope of this paper, however,here we try to cover a few of them.

    標簽: Efficient Verilog Digital Coding

    上傳時間: 2013-11-22

    上傳用戶:han_zh

  • State Machine Coding Styles for Synthesis

      本文論述了狀態機的verilog編碼風格,以及不同編碼風格的優缺點,Steve Golson's 1994 paper, "State Machine Design Techniques for Verilog and VHDL" [1], is agreat paper on state machine design using Verilog, VHDL and Synopsys tools. Steve's paper alsooffers in-depth background concerning the origin of specific state machine types.This paper, "State Machine Coding Styles for Synthesis," details additional insights into statemachine design including coding style approaches and a few additional tricks.

    標簽: Synthesis Machine Coding Styles

    上傳時間: 2013-10-15

    上傳用戶:dancnc

  • LT1017:Circuitry for Single Cell Operation

      Portable, battery-powered operation of electronic apparatushas become increasingly desirable. Medical, remotedata acquisition, power monitoring and other applicationsare good candidates for battery operation. In some circumstances,due to space, power or reliability considerations,it is preferable to operate the circuitry from a single 1.5Vcell. Unfortunately, a 1.5V supply eliminates almost alllinear ICs as design candidates. In fact, the LM10 opamp-reference and the LT®1017/LT1018 comparators arethe only IC gain blocks fully specifi ed for 1.5V operation.Further complications are presented by the 600mV dropof silicon transistors and diodes. This limitation consumesa substantial portion of available supply range, makingcircuit design diffi cult. Additionally, any circuit designedfor 1.5V operation must function at end-of-life batteryvoltage, typically 1.3V. (See Box Section, “Componentsfor 1.5V Operation.”)

    標簽: Circuitry Operation Single 1017

    上傳時間: 2013-12-20

    上傳用戶:Wwill

主站蜘蛛池模板: 英德市| 澄迈县| 天门市| 阿合奇县| 金湖县| 忻州市| 彩票| 灵石县| 泸西县| 武隆县| 胶南市| 龙泉市| 甘南县| 文成县| 西盟| 婺源县| 阿克苏市| 信丰县| 石棉县| 岢岚县| 高阳县| 沭阳县| 轮台县| 长宁区| 胶南市| 锡林浩特市| 荣成市| 阳东县| 遂溪县| 南城县| 襄垣县| 定西市| 麦盖提县| 琼海市| 博爱县| 南丹县| 清新县| 巩义市| 兴隆县| 余江县| 台前县|