久久一本综合,亚洲精品成人网,深夜成人影院

logicore

UG341-logicore Endpoint Block

UG341 - logicore™ Endpoint Block Plus v1.6 for PCI Express® 用戶指南

標簽： logicore Endpoint Block 341

上傳時間： 2013-10-11

上傳用戶：woshinimiaoye
UG157 logicore IP Initiator/Ta

UG157 - logicore™ IP Initiator/Target v3.1 for PCI™ 入門指南

標簽： Initiator logicore 157 UG

上傳時間： 2013-11-06

上傳用戶：ewtrwrtwe
UG341-logicore Endpoint Block

UG341 - logicore™ Endpoint Block Plus v1.6 for PCI Express® 用戶指南

標簽： logicore Endpoint Block 341

上傳時間： 2013-10-17

上傳用戶：jeffery
UG157 logicore IP Initiator/Ta

UG157 - logicore™ IP Initiator/Target v3.1 for PCI™ 入門指南

標簽： Initiator logicore 157 UG

上傳時間： 2013-10-13

上傳用戶：heheh
PCI logicore,在某網站上下載的ip核文件

PCI logicore,在某網站上下載的ip核文件，希望具有參考價值，

標簽： logicore PCI 網站

上傳時間： 2015-11-24

上傳用戶：330402686
PCI設計指南The Xilinx logicore PCI interface is a fully verified, pre-implemented PCI Bus interface. Th

PCI設計指南The Xilinx logicore PCI interface is a fully verified, pre-implemented PCI Bus interface. This interface is available in 32-bit and 64- bit versions, with support for multiple Xilinx FPGA device families. It is designed to support both Verilog-HDL and VHDL. The design examples in this book are provided in Verilog.

標簽： interface PCI pre-implemented logicore

上傳時間： 2016-04-03

上傳用戶：清風冷雨
基于FPGA的PCI軟核模塊的研究與實現.rar

本課題是在課題組已實現的高速串行通信平臺的基礎上，進一步引伸，設計開源的PCI軟核通信模塊替代Xilinx公司提供的logicore PCI核，力求在從模式下，做到占用資源更少，傳輸速度更快，也為以后實現更完整的功能提供平臺。本文以此為背景，基于FPGA平臺，搭建以開源的PCI軟核為核心的串行通信接口平臺，使其成為PCI總線與用戶邏輯之間的橋梁，使用戶邏輯避開與復雜的PCI總線協議。本課題采用Spartan-II FPGA芯片XC2S200-6FG456C系統開發板作為串行通信接口的硬件實驗平臺，實現了支持配置讀/寫交易、單數據段讀/寫、突發模式讀/寫、命令/地址譯碼功能和數據傳送錯誤檢測與處理功能的PCI軟核。本文主要闡述了以PCI軟核為核心的串行通信平臺的實現，首先介紹了PCI軟核的編程語言、軟件工具和硬件實驗平臺Spartan-II FPGA芯片XC2S200-6FG456C系統開發板。然后，介紹了PCI總線命令、PCI軟核所支持的功能、PCI軟核兩側信號的定義、PCI軟核配置模塊以及探討了PCI軟核的狀態機接收、發送數據等過程，分析了PCI軟核的數據收發功能仿真，主要包括配置讀/寫交易、單數據段模式讀/寫和突發模式讀/寫的仿真圖形，并闡述了管腳約束的操作流程。最后介紹PCI軟核模塊的WDM驅動，內容包括驅動程序簡介、驅動程序的開發、中斷處理、驅動程序與應用程序之間的通信以及應用程序操作。最后，對PCI軟核的各種性能進行了比較分析。整個模塊設計緊湊，完成在實驗平臺上的數據發送。設計選用硬件描述語言VerilogHDL，在開發工具Xilinx ISE7.1中完成整個系統的設計、綜合、布局布線，利用Modelsim進行功能及時序仿真，使用DriverWorks為PCI軟核編寫WinXP下的驅動程序，用VC++6.0編寫相應的測試應用程序。之后，將FPGA設計下載到Spanan-II FPGA芯片XC2S200-6FG456C系統開發板中運行。文章最后指出工作中的不足之處和需要進一步完善的地方。

標簽： FPGA PCI 軟核

上傳時間： 2013-04-24

上傳用戶：sc965382896
XAPP740利用AXI互聯設計高性能視頻系統

This application note covers the design considerations of a system using the performance features of the logicore™ IP Advanced eXtensible Interface (AXI) Interconnect core. The design focuses on high system throughput through the AXI Interconnect core with F MAX and area optimizations in certain portions of the design. The design uses five AXI video direct memory access (VDMA) engines to simultaneously move 10 streams (five transmit video streams and five receive video streams), each in 1920 x 1080p format, 60 Hz refresh rate, and up to 32 data bits per pixel. Each VDMA is driven from a video test pattern generator (TPG) with a video timing controller (VTC) block to set up the necessary video timing signals. Data read by each AXI VDMA is sent to a common on-screen display (OSD) core capable of multiplexing or overlaying multiple video streams to a single output video stream. The output of the OSD core drives the DVI video display interface on the board. Performance monitor blocks are added to capture performance data. All 10 video streams moved by the AXI VDMA blocks are buffered through a shared DDR3 SDRAM memory and are controlled by a MicroBlaze™ processor. The reference system is targeted for the Virtex-6 XC6VLX240TFF1156-1 FPGA on the Xilinx® ML605 Rev D evaluation board

標簽： XAPP 740 AXI 互聯

上傳時間： 2013-11-14

上傳用戶：fdmpy
Virtex-5 GTP Transceiver Wizar

The logicore™ GTP Wizard automates the task of creating HDL wrappers to configure the high-speed serial GTP transceivers in Virtex™-5 LXT and SXT devices. The menu-driven interface allows one or more GTP transceivers to be configured using pre-definedtemplates for popular industry standards, or from scratch, to support a wide variety of custom protocols.The Wizard produces a wrapper, an example design, and a testbench for rapid integration and verification of the serial interface with your custom function Features• Creates customized HDL wrappers to configureVirtex-5 RocketIO™ GTP transceivers• Users can configure Virtex-5 GTP transceivers toconform to industry standard protocols usingpredefined templates, or tailor the templates forcustom protocols• Included protocol templates provide support for thefollowing specifications: Aurora, CPRI, FibreChannel 1x, Gigabit Ethernet, HD-SDI, OBSAI,OC3, OC12, OC48, PCI Express® (PCIe®), SATA,SATA II, and XAUI• Automatically configures analog settings• Each custom wrapper includes example design, testbench; and both implementation and simulation scripts

標簽： Transceiver Virtex Wizar GTP

上傳時間： 2013-10-23

上傳用戶：leyesome
XAPP740利用AXI互聯設計高性能視頻系統

This application note covers the design considerations of a system using the performance features of the logicore™ IP Advanced eXtensible Interface (AXI) Interconnect core. The design focuses on high system throughput through the AXI Interconnect core with F MAX and area optimizations in certain portions of the design. The design uses five AXI video direct memory access (VDMA) engines to simultaneously move 10 streams (five transmit video streams and five receive video streams), each in 1920 x 1080p format, 60 Hz refresh rate, and up to 32 data bits per pixel. Each VDMA is driven from a video test pattern generator (TPG) with a video timing controller (VTC) block to set up the necessary video timing signals. Data read by each AXI VDMA is sent to a common on-screen display (OSD) core capable of multiplexing or overlaying multiple video streams to a single output video stream. The output of the OSD core drives the DVI video display interface on the board. Performance monitor blocks are added to capture performance data. All 10 video streams moved by the AXI VDMA blocks are buffered through a shared DDR3 SDRAM memory and are controlled by a MicroBlaze™ processor. The reference system is targeted for the Virtex-6 XC6VLX240TFF1156-1 FPGA on the Xilinx® ML605 Rev D evaluation board

標簽： XAPP 740 AXI 互聯

上傳時間： 2013-11-23

上傳用戶：shen_dafa

亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频

logicore

UG341-logicore Endpoint Block

UG157 logicore IP Initiator/Ta

UG341-logicore Endpoint Block

UG157 logicore IP Initiator/Ta

PCI logicore,在某網站上下載的ip核文件

PCI設計指南The Xilinx logicore PCI interface is a fully verified, pre-implemented PCI Bus interface. Th

基于FPGA的PCI軟核模塊的研究與實現.rar

XAPP740利用AXI互聯設計高性能視頻系統

Virtex-5 GTP Transceiver Wizar

XAPP740利用AXI互聯設計高性能視頻系統