-
1、PCI Local Bus Specification R3.02、PCI Local Bus Specification R2.33、PCI Local Bus Specification revision 2.24、PCI Local Bus Specification revision 2.15、PCI_Express_Base_4.0r0.7_February-20166、PCI_Express_M.2_Specification_Rev1.1_TS_12092016_CB7、pciexpress_mini
標(biāo)簽：
PCI
miniPCI
PCIE
上傳時(shí)間：
2022-06-24
上傳用戶：zhaiyawei
-
有最新高清標(biāo)準(zhǔn)1920*1080，Proposed VESA and Industry Standards and Guidelines for Computer Display Monitor Timing (DMT) Version 1.0, revision 12p, Draft 3
標(biāo)簽：
VGA
時(shí)序
標(biāo)準(zhǔn)
上傳時(shí)間：
2013-06-12
上傳用戶：y307115118
-
PCI ExpressTM Architecture
Add-in Card Compliance Checklist for the PCI Express Base 1.0a SpecificationThe PCI Special Interest Group disclaims all warranties and liability for the use of this document and the information contained herein and assumes no responsibility for any errors that may appear in this document, nor does the PCI Special Interest Group make a commitment to update the information contained herein.Contact the PCI Special Interest Group office to obtain the latest revision of this checklistQuestions regarding the ths document or membership in the PCI Special Interest Group may be forwarded tPCI Special Interest Group5440 SW Westgate Drive #217Portland, OR 97221Phone: 503-291-2569Fax: 503-297-1090 DISCLAIMERThis document is provided "as is" with no warranties whatsoever, including any warranty of merchantability, noninfringement, fitness for any particular purpose, or any warranty otherwise arising out of any proposal, specification, or sample. The PCI SIG disclaims all liability for infringement of proprietary rights, relating to use of information in this specification. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted herein.
標(biāo)簽：
Architecture
ExpressTM
PCI
上傳時(shí)間：
2013-11-03
上傳用戶：gy592333
-
dsPIC30F產(chǎn)品手冊(cè)
High Performance Digital Signal Controllers
This section of the manual contains the following topics:1.1 Introduction 1.2 Manual Objective 1.3 Device Structure1.4 Development Support 1.5 Style and Symbol Conventions 1.6 Related Documents 1.7 revision History
標(biāo)簽：
dsPIC
30F
30
產(chǎn)品手冊(cè)
上傳時(shí)間：
2013-12-26
上傳用戶：xzt
-
PICkit™ 2 Microcontroller Programmer USER’S GUIDE
This chapter contains general information that will be useful to know before using thePICkit™ 2 Microcontroller Programmer. Items discussed in this chapter include:• Document Layout• Conventions Used in this Guide• Warranty Registration• Recommended Reading• The Microchip Web Site• Development Systems Customer Change Notification Service• Customer Support• Document revision History
標(biāo)簽：
Microcontrolle
PICkit
8482
上傳時(shí)間：
2013-11-05
上傳用戶：妄想演繹師
-
The Motorola MPC106 PCI bridge/memory controller provides a PowerPCªmicroprocessor common hardware reference platform (CHRPª) compliant bridgebetween the PowerPC microprocessor family and the Peripheral Component Interconnect(PCI) bus. In this document, the term Ô106Õ is used as an abbreviation for the phraseÔMPC106 PCI bridge/memory controllerÕ. This document contains pertinent physicalcharacteristics of the 106. For functional characteristics refer to theMPC106 PCI Bridge/Memory Controller UserÕs Manual.This document contains the following topics:Topic PageSection 1.1, ÒOverviewÓ 2Section 1.2, ÒFeaturesÓ 3Section 1.3, ÒGeneral ParametersÓ 5Section 1.4, ÒElectrical and Thermal CharacteristicsÓ 5Section 1.5, ÒPin AssignmentsÓ 17Section 1.6, ÒPinout Listings 18Section 1.7, ÒPackage DescriptionÓ 22Section 1.8, ÒSystem Design InformationÓ 24Section 1.9, ÒDocument revision HistoryÓ 29Section 1.10, ÒOrdering InformationÓ 29
標(biāo)簽：
MPC
106
PCI
存儲(chǔ)器
上傳時(shí)間：
2013-11-04
上傳用戶：as275944189
-
The μPSD32xx family, from ST, consists of Flash programmable system devices with a 8032 MicrocontrollerCore. Of these, the μPSD3234A and μPSD3254A are notable for having a complete implementationof the USB hardware directly on the chip, complying with the Universal Serial Bus Specification, revision1.1.This application note describes a demonstration program that has been written for the DK3200 hardwaredemonstration kit (incorporating a μPSD3234A device). It gives the user an idea of how simple it is to workwith the device, using the HID class as a ready-made device driver for the USB connection.IN-APPLICATION-PROGRAMMING (IAP) AND IN-SYSTEM-PROGRAMMING (ISP)Since the μPSD contains two independent Flash memory arrays, the Micro Controller Unit (MCU) can executecode from one memory while erasing and programming the other. Product firmware updates in thefield can be reliably performed over any communication channel (such as CAN, Ethernet, UART, J1850)using this unique architecture. For In-Application-Programming (IAP), all code is updated through theMCU. The main advantage for the user is that the firmware can be updated remotely. The target applicationruns and takes care on its own program code and data memory.IAP is not the only method to program the firmware in μPSD devices. They can also be programmed usingIn-System-Programming (ISP). A IEEE1149.1-compliant JTAG interface is included on the μPSD. Withthis, the entire device can be rapidly programmed while soldered to the circuit board (Main Flash memory,Secondary Boot Flash memory, the PLD, and all configuration areas). This requires no MCU participation.The MCU is completely bypassed. So, the μPSD can be programmed or reprogrammed any time, anywhere, even when completely uncommitted.Both methods take place with the device in its normal hardware environment, soldered to a printed circuitboard. The IAP method cannot be used without previous use of ISP, because IAP utilizes a small amountof resident code to receive the service commands, and to perform the desired operations.
標(biāo)簽：
Demonstration
3200
USB
for
上傳時(shí)間：
2014-02-27
上傳用戶：zhangzhenyu
-
The μPSD32xx family, from ST, consists of Flash programmable system devices with a 8032 Microcontroller Core. Of these, the μPSD3234A and μPSD3254A are notable for having a complete implementation of the USB hardware directly on the chip, complying with the Universal Serial Bus Specification, revision 1.1.This application note describes a demonstration program that has been written for the DK3200 hardware demonstration kit (incorporating a μPSD3234A device). It gives the user an idea of how simple it is to work with the device, using the HID class as a ready-made device driver for the USB connection.
標(biāo)簽：
3234A
uPSD
3234
3200
上傳時(shí)間：
2014-04-03
上傳用戶：lizhizheng88
-
The revision history table notes changes made between the indicated revisions of the LM3S1601 data sheet.
標(biāo)簽：
s1601
1601
lm3
lm
上傳時(shí)間：
2014-12-30
上傳用戶：qq21508895
-
The Virtex-4 features, such as the programmable IDELAY and built-in FIFO support, simplifythe bridging of a high-speed, PCI-X core to large amounts of DDR-SDRAM memory. Onechallenge is meeting the PCI-X target initial latency specification. PCI-X Protocol Addendum tothe PCI Local Bus Specification revision 2.0a ([Ref 6]) dictates that when a target signals adata transfer, "the target must do so within 16 clocks of the assertion of FRAME#." PCItermination transactions, such as Split Response/Complete, are commonly used to meet thelatency specifications. This method adds complexity to the design, as well as additional systemlatency. Another solution is to increase the ratio of the memory frequency to the PCI-X busfrequency. However, this solution increases the required power and clock resource usage.
標(biāo)簽：
PCI-X
XAPP
DIMM
708
上傳時(shí)間：
2013-11-24
上傳用戶：18707733937
