Solve the 8-puzzle problem using A * algorithme. Input: Program reads start state and goal state and heuristic (N or S) from EightPuzzle.INP file.0 representing blank. There are 2 Heuristic: 1. N: Number of misplaced tiles 2. S: Sum of Manhattan distance of current location and target location. Format: The first line write type of heuristic (N or S). Next is the status of departing and landing status. Between 2 states of 1 line blank. See examples EightPuzzle.INP
標簽： state algorithme Program problem
上傳時間： 2017-08-12
上傳用戶：jjj0202
The STi7105 uses state of the art process technology to provide an ultra low-cost, fully featured HD AVC decoder IC. It is a highly integrated system-on-chip suitable for STB markets across all networks (cable/satellite/DTT/x- DSL/IP) worldwide
標簽： technology low-cost featured process
上傳時間： 2013-12-22
上傳用戶：時代電子小智
本備忘錄說明了OSPF協議版本2。OSPF是一種連接狀態/link-state路由協議，被設計用于單一的自制系統/Autonomous System中。每個OSPF路由器都維持著同樣的數據庫以描述AS的拓撲結構，并以此數據庫來創建最短路徑樹并計算路由表。
標簽： OSPF link-state 協議 版本
上傳時間： 2017-09-19
上傳用戶：youlongjian0
Transition-Time Optimization for Switched-Mode Dynamical Systems
標簽： Transition-Time Switched-Mode Optimization Dynamical
上傳時間： 2017-09-28
上傳用戶：xinyuzhiqiwuwu
隨著社會的發展以及能源、環保等問題的日益突出，純電動汽車以其零排放，噪聲低等優點越來越受到世界各國的重視，被稱作綠色環保車。作為發展電動車的關鍵技術之一的電池管理系統(BMS)，是電動車產業化的關鍵。本課題配合“基于開關磁阻電機的電動汽車的研制”，研制適用于純電動汽車的電池管理系統。 電池管理系統直接檢測及管理電動汽車的儲能電池運行的全過程，包括電池基本信息測量、電量估計、單體電池間的均衡、電池故障診斷幾個方面。 本論文主要工作是研制適用于純電動汽車的蓄電池管理系統。研究鉛酸蓄電池二階模型的建立與剩余容量的卡爾曼濾波估算方法。分析鉛酸蓄電池的基本工作原理和影響蓄電池組剩余容量SOC(state of charge)的主要因素。 介紹了基于DSP2407的蓄電池組控制器的硬件平臺，完成DSP小系統、電池數據采集電路、信號調理電路、CAN總線相關電路等硬件電路設計、調試、完善。獨立完成系統所有軟件設計，包括：主程序設計，電池基本信息檢測子程序設計，電池剩余電量卡爾曼濾波估算程序設計，電池狀態檢測子程序設計，CAN收發子程序設計，EEPROM讀寫子程序設計。 最后，在電動汽車上搭建實驗平臺，將鉛酸蓄電池組與設計的軟硬件系統聯合進行調試、試驗。測得了相關數據。試驗結果表明，本文介紹的電池管理系統硬件電路可靠、經濟、抗干擾能力強。可以實現：電池電壓、電流、溫度的模擬量采集；剩余電量的計算和電池狀態的判斷；實時顯示，故障時報警等BMS相關功能。
上傳時間： 2013-06-11
上傳用戶：hustfanenze
并行總線PATA從設計至今已快20年歷史，如今它的缺陷已經嚴重阻礙了系統性能的進一步提高，已被串行ATA(Serial ATA)即SATA總線所取代。SATA作為新一代磁盤接口總線，采用點對點方式進行數據傳輸，內置數據/命令校驗單元，支持熱插拔，具有150MB/s(SATA1.0)或300MB/s(SATA2.0)的傳輸速度。目前SATA已在存儲領域廣泛應用，但國內尚無獨立研發的面向FPGA的SATAIP CORE，在這樣的條件下設計面向FPGA應用的SATA IP CORE具有重要的意義。 本論文對協議進行了詳細的分析，建立了SATA IP CORE的層次結構，將設備端SATA IP CORE劃分成應用層、傳輸層、鏈路層和物理層；介紹了實現該IPCORE所選擇的開發工具、開發語言和所選用的芯片；在此基礎上著重闡述協議IP CORE的設計，并對各個部分的設計予以分別闡述，并編碼實現；最后進行綜合和測試。 采用FPGA集成硬核RocketIo MGT(RocketIo Multi-Gigabit Transceiver)實現了1.5Gbps的串行傳輸鏈路；設計滿足協議需求、適合FPGA設計的并行結構，實現了多狀態機的協同工作：在高速設計中，使用了流水線方法進行并行設計，以提高速度，考慮到系統不同部分復雜度的不同，設計采用部分流水線結構；采用在線邏輯分析儀Chipscope pro與SATA總線分析儀進行片上調試與測試，使得調試工作方便快捷、測試數據準確；嚴格按照SATA1.0a協議實現了SATA設備端IP CORE的設計。 最終測試數據表明，本論文設計的基于FPGA的SATA IP CORE滿足協議需求。設計中的SATA IP CORE具有使用方便、集成度高、成本低等優點，在固態電子硬盤SSD(Solid-State Disk)開發中應用本設計，將使開發變得方便快捷，更能夠適應市場需求。
上傳時間： 2013-06-21
上傳用戶：xzt
英文描述： OCTAL BUFFER/LINE DRIVERS WITH 3-STATE OUTPUT(NONINVERTED) 中文描述： 八路緩沖器/線路驅動器具有三態輸出（NONINVERTED）
上傳時間： 2013-04-24
上傳用戶：chengli008
Recently a new technology for high voltage Power MOSFETshas been introduced – the CoolMOS™ . Based on thenew device concept of charge compensation the RDS(on) areaproduct for e.g. 600V transistors has been reduced by afactor of 5. The devices show no bipolar current contributionlike the well known tail current observed during the turn-offphase of IGBTs. CoolMOS™ virtually combines the lowswitching losses of a MOSFET with the on-state losses of anIGBT.
標簽： COOLMOS
上傳時間： 2013-11-14
上傳用戶：zhyiroy
Most circuit designers are familiar with diode dynamiccharacteristics such as charge storage, voltage dependentcapacitance and reverse recovery time. Less commonlyacknowledged and manufacturer specifi ed is diode forwardturn-on time. This parameter describes the timerequired for a diode to turn on and clamp at its forwardvoltage drop. Historically, this extremely short time, unitsof nanoseconds, has been so small that user and vendoralike have essentially ignored it. It is rarely discussed andalmost never specifi ed. Recently, switching regulator clockrate and transition time have become faster, making diodeturn-on time a critical issue. Increased clock rates aremandated to achieve smaller magnetics size; decreasedtransition times somewhat aid overall effi ciency but areprincipally needed to minimize IC heat rise. At clock speedsbeyond about 1MHz, transition time losses are the primarysource of die heating.
上傳時間： 2013-10-10
上傳用戶：誰偷了我的麥兜
ANALOG INPUT BANDWIDTH is a measure of the frequencyat which the reconstructed output fundamental drops3 dB below its low frequency value for a full scale input. Thetest is performed with fIN equal to 100 kHz plus integer multiplesof fCLK. The input frequency at which the output is −3dB relative to the low frequency input signal is the full powerbandwidth.APERTURE JITTER is the variation in aperture delay fromsample to sample. Aperture jitter shows up as input noise.APERTURE DELAY See Sampling Delay.BOTTOM OFFSET is the difference between the input voltagethat just causes the output code to transition to the firstcode and the negative reference voltage. Bottom Offset isdefined as EOB = VZT–VRB, where VZT is the first code transitioninput voltage and VRB is the lower reference voltage.Note that this is different from the normal Zero Scale Error.CONVERSION LATENCY See PIPELINE DELAY.CONVERSION TIME is the time required for a completemeasurement by an analog-to-digital converter. Since theConversion Time does not include acquisition time, multiplexerset up time, or other elements of a complete conversioncycle, the conversion time may be less than theThroughput Time.DC COMMON-MODE ERROR is a specification which appliesto ADCs with differential inputs. It is the change in theoutput code that occurs when the analog voltages on the twoinputs are changed by an equal amount. It is usually expressed in LSBs.
上傳時間： 2013-11-12
上傳用戶：pans0ul
