亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频

蟲蟲首頁| 資源下載| 資源專輯| 精品軟件
登錄| 注冊

您現在的位置是:蟲蟲下載站 > 資源下載 > VHDL/FPGA/Verilog > Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGH

Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGH

  • 資源大小:5977 K
  • 上傳時間: 2014-01-20
  • 上傳用戶:MOMO89752118
  • 資源積分:2 下載積分
  • 標      簽: SHIFTER name module Input

資 源 簡 介

Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGHT. 3. Output pins: OUT [15:0]. 4. Input signals generated from test pattern are latched in one cycle and are synchronized at clock rising edge. 5. The SHIFT signal describes the shift number. The shift range is 0 to 15. 6. When the signal RIGHT is high, it shifts input data to right. On the other hand, it shifts input data to left. 7. When the signal SIGN is high, the input data is a signed number and it shifts with sign extension. However, the input data is an unsigned number if the signal SIGN is low. 8. You can only use following gates in Table I and need to include the delay information (Tplh, Tphl) in your design.

相 關 資 源

主站蜘蛛池模板: 靖边县| 宜川县| 全椒县| 堆龙德庆县| 高青县| 永嘉县| 巩留县| 绵竹市| 革吉县| 环江| 治县。| 固始县| 瓮安县| 方正县| 高雄县| 深水埗区| 澜沧| 尚志市| 尖扎县| 上饶县| 瑞金市| 揭阳市| 台中县| 克什克腾旗| 台湾省| 刚察县| 拉孜县| 祁连县| 延安市| 应城市| 乃东县| 木兰县| 清苑县| 峨边| 四平市| 北安市| 怀来县| 衡阳县| 怀集县| 辉县市| 响水县|