亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频

蟲蟲首頁| 資源下載| 資源專輯| 精品軟件
登錄| 注冊

您現在的位置是:蟲蟲下載站 > 資源下載 > VHDL/FPGA/Verilog > Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGH

Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGH

  • 資源大?。?/b>5977 K
  • 上傳時間: 2014-01-20
  • 上傳用戶:MOMO89752118
  • 資源積分:2 下載積分
  • 標      簽: SHIFTER name module Input

資 源 簡 介

Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGHT. 3. Output pins: OUT [15:0]. 4. Input signals generated from test pattern are latched in one cycle and are synchronized at clock rising edge. 5. The SHIFT signal describes the shift number. The shift range is 0 to 15. 6. When the signal RIGHT is high, it shifts input data to right. On the other hand, it shifts input data to left. 7. When the signal SIGN is high, the input data is a signed number and it shifts with sign extension. However, the input data is an unsigned number if the signal SIGN is low. 8. You can only use following gates in Table I and need to include the delay information (Tplh, Tphl) in your design.

相 關 資 源

主站蜘蛛池模板: 日照市| 镇原县| 商城县| 大田县| 民县| 苗栗市| 驻马店市| 杭锦后旗| 平果县| 丘北县| 凤庆县| 张家界市| 监利县| 全州县| 北票市| 棋牌| 昌宁县| 成都市| 安图县| 山阳县| 弋阳县| SHOW| 淳安县| 余庆县| 元江| 鄂尔多斯市| 额尔古纳市| 五指山市| 米易县| 台前县| 永仁县| 汶川县| 泸定县| 红河县| 赤壁市| 磐石市| 桂林市| 岳西县| 兴文县| 桦甸市| 柳州市|