相 關 資 源

• Johnson counter with verilog免費下載

  資源簡介：Johnson counter with verilog

  標簽： Johnson counter verilog with

  上傳時間： 2014-11-23

  上傳用戶：yoleeson

• JC2_VHD is a bi-directional 4-bit Johnson counter with stop control免費下載

  資源簡介：JC2_VHD is a bi-directional 4-bit Johnson counter with stop control

  標簽： bi-directional Johnson counter control

  上傳時間： 2017-03-23

  上傳用戶：zgu489

• Traffic light written with verilog免費下載

  資源簡介：Traffic light written with verilog

  標簽： Traffic verilog written light

  上傳時間： 2013-12-10

  上傳用戶：稀世之寶039

• DAC converter design with verilog code and testbench免費下載

  資源簡介：DAC converter design with verilog code and testbench

  標簽： converter testbench verilog design

  上傳時間： 2014-01-23

  上傳用戶：yyyyyyyyyy

• queue hardware deisgn with verilog免費下載

  資源簡介：queue hardware deisgn with verilog

  標簽： hardware verilog deisgn queue

  上傳時間： 2016-04-23

  上傳用戶：gxrui1991

• FUNDAMENTALS OF DIGITAL LOGIC with verilog DESIGN 將verilog和數電很好的結合在一起講解免費下載

  資源簡介：FUNDAMENTALS OF DIGITAL LOGIC with verilog DESIGN 將verilog和數電很好的結合在一起講解

  標簽： FUNDAMENTALS DIGITAL verilog verilog

  上傳時間： 2016-08-20

  上傳用戶：王慶才

• an up down counter in verilog免費下載

  資源簡介：an up down counter in verilog

  標簽： counter verilog down an

  上傳時間： 2014-01-24

  上傳用戶：趙云興

• watchdog with verilog免費下載

  資源簡介：watchdog with verilog

  標簽： watchdog verilog with

  上傳時間： 2017-09-19

  上傳用戶：rocketrevenge

• This is a simple MIPS processor datapath written in verilog hardware language. You can see the signa免費下載

  資源簡介：This is a simple MIPS processor datapath written in verilog hardware language. You can see the signals when emulating in signalscan. Compile it with verilog in linux.

  標簽： processor datapath hardware language

  上傳時間： 2017-04-22

  上傳用戶：磊子226

• verilog ADPLL file with testbench.v免費下載

  資源簡介：verilog ADPLL file with testbench.v

  標簽： testbench verilog ADPLL file

  上傳時間： 2015-07-09

  上傳用戶：cx111111

• advanced digital design with the verilog hdl免費下載

  資源簡介：advanced digital design with the verilog hdl

  標簽： advanced digital verilog design

  上傳時間： 2013-12-15

  上傳用戶：爺的氣質

• A system to manage a grocery store with a single cash counter.免費下載

  資源簡介：A system to manage a grocery store with a single cash counter.

  標簽： grocery counter system manage

  上傳時間： 2016-03-05

  上傳用戶：zm7516678

• A clock writing by verilog which can count from 00:00 to 23:59. with a C file to see the simulation免費下載

  資源簡介：A clock writing by verilog which can count from 00:00 to 23:59. with a C file to see the simulation results. A co-design example of C and verilog.

  標簽： simulation verilog writing clock

  上傳時間： 2016-10-12

  上傳用戶：王者A

• A code writing by verilog which can find medium value. with a C file to see the simulation results.免費下載

  資源簡介：A code writing by verilog which can find medium value. with a C file to see the simulation results. A co-design example of C and verilog.

  標簽： simulation verilog writing results

  上傳時間： 2014-11-18

  上傳用戶：ljt101007

• verilog ADPLL file with testbench免費下載

  資源簡介：verilog ADPLL file with testbench

  標簽： testbench verilog ADPLL file

  上傳時間： 2013-12-01

  上傳用戶：yulg

• verilog spi file with testbench免費下載

  資源簡介：verilog spi file with testbench

  標簽： testbench verilog file with

  上傳時間： 2013-12-26

  上傳用戶：電子世界

• verilog vcspi file with testbench免費下載

  資源簡介：verilog vcspi file with testbench

  標簽： testbench verilog vcspi file

  上傳時間： 2016-11-05

  上傳用戶：784533221

• verilog ADPLL file with testbench免費下載

  資源簡介：verilog ADPLL file with testbench

  標簽： testbench verilog ADPLL file

  上傳時間： 2016-11-05

  上傳用戶：wmwai1314

• with realize based on the FPGA programmable timer counter 8253 designs免費下載

  資源簡介：with realize based on the FPGA programmable timer counter 8253 designs

  標簽： programmable realize counter designs

  上傳時間： 2014-01-24

  上傳用戶：gxf2016

• a simple implementation of a frequency meter with the BCD-counter and the 7-segment LED display免費下載

  資源簡介：a simple implementation of a frequency meter with the BCD-counter and the 7-segment LED display

  標簽： implementation BCD-counter frequency the

  上傳時間： 2014-12-04

  上傳用戶：wkchong

• example for F-counter soft with PIC16F84A免費下載

  資源簡介：example for F-counter soft with PIC16F84A

  標簽： F-counter example soft with

  上傳時間： 2014-11-30

  上傳用戶：小眼睛LSL

• MAC-4bit verilog source code with CSA style免費下載

  資源簡介：MAC-4bit verilog source code with CSA style

  標簽： verilog source style code

  上傳時間： 2014-01-13

  上傳用戶：小碼農lz

• is a test of a verilog implementation to do a oscilloscope with dual-port RAM免費下載

  資源簡介：is a test of a verilog implementation to do a oscilloscope with dual-port RAM

  標簽： implementation oscilloscope dual-port verilog

  上傳時間： 2014-01-03

  上傳用戶：15736969615

• a counter t in vhdl with flip-flop tipe t免費下載

  資源簡介：a counter t in vhdl with flip-flop tipe t

  標簽： flip-flop counter vhdl tipe

  上傳時間： 2013-12-15

  上傳用戶：cylnpy

• verilog quick guide with lots of helpful tips and tricks免費下載

  資源簡介：verilog quick guide with lots of helpful tips and tricks

  標簽： verilog helpful tricks quick

  上傳時間： 2014-01-24

  上傳用戶：Amygdala

• counter of modulus 10 with LED免費下載

  資源簡介：counter of modulus 10 with LED

  標簽： counter modulus with LED

  上傳時間： 2017-08-19

  上傳用戶：haohaoxuexi

• verilog code for 2D-DCT with detailed documentation.免費下載

  資源簡介：verilog code for 2D-DCT with detailed documentation.

  標簽： documentation detailed verilog D-DCT

  上傳時間： 2014-01-14

  上傳用戶：zwei41

• verilog HDL: Magnitude For a vector (a,b), the magnitude representation is the following: A c免費下載

  資源簡介：verilog HDL: Magnitude For a vector (a,b), the magnitude representation is the following: A common approach to implementing these arithmetic functions is to use the Coordinate Rotation Digital Computer (CORDIC) algorithm. The CORDIC ...

  標簽： representation Magnitude the magnitude

  上傳時間： 2013-12-24

  上傳用戶：金宜

• // -*- Mode: verilog -*- // Filename : wb_master.v // Description : Wishbone Master Behavorial //免費下載

  資源簡介：// -*- Mode: verilog -*- // Filename : wb_master.v // Description : Wishbone Master Behavorial // Author : Winefred Washington // Created On : 2002 12 24 // Last Modified By: . // Last Modified On: . // Update Count : 0 // Status : ...

  標簽： Description Behavorial wb_master Filename

  上傳時間： 2014-07-11

  上傳用戶：zhanditian

• with this rar file i am sending five source codes in vhdl for xor gate,xor gate using tristae gate,e免費下載

  資源簡介：with this rar file i am sending five source codes in vhdl for xor gate,xor gate using tristae gate,electronic voting machine,mod 16 counter,jk flip flop.please accept these codes and make me member of this site.so that i can download code f...

  標簽： gate xor sending tristae

  上傳時間： 2013-12-18

  上傳用戶：wcl168881111111