library verilog;use verilog.vl_types.all;entity t_FIFO_Buffer is    generic(        stack_width     : integer := 32;        stack_height    : integer := 8;        stack_ptr_width : integer := 4    );end t_FIFO_Buffer;