?? send._prj
字號(hào):
insert `timescale 1ns/1ns
include
include send.v
include d:/Xilinx_WebPACK/verilog/src/iSE/unisim_comp.v
?? 快捷鍵說(shuō)明
復(fù)制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號(hào)
Ctrl + =
減小字號(hào)
Ctrl + -