-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--B1_current_state.st1 is adcint:inst|current_state.st1 at LC_X9_Y6_N2
--operation mode is normal

B1_current_state.st1_lut_out = !B1_current_state.st0;
B1_current_state.st1 = DFFEAS(B1_current_state.st1_lut_out, GLOBAL(clk), VCC, , , , , , );


--B1_current_state.st3 is adcint:inst|current_state.st3 at LC_X9_Y6_N8
--operation mode is normal

B1_current_state.st3_lut_out = B1_current_state.st2 & (eoc);
B1_current_state.st3 = DFFEAS(B1_current_state.st3_lut_out, GLOBAL(clk), VCC, , , , , , );


--B1_oe is adcint:inst|oe at LC_X9_Y6_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_current_state.st4_qfbk = B1_current_state.st4;
B1_oe = B1_current_state.st3 # B1_current_state.st4_qfbk;

--B1_current_state.st4 is adcint:inst|current_state.st4 at LC_X9_Y6_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_current_state.st4 = DFFEAS(B1_oe, GLOBAL(clk), VCC, , , B1_current_state.st3, , , VCC);


--C1L1 is cnt10b:inst1|clkout~7 at LC_X7_Y12_N8
--operation mode is normal

C1L1 = wren & (B1_current_state.st4) # !wren & clk;


--C1_cqi[8] is cnt10b:inst1|cqi[8] at LC_X12_Y12_N8
--operation mode is normal

C1_cqi[8]_carry_eqn = (!C1L16 & C1L26) # (C1L16 & C1L27);
C1_cqi[8]_lut_out = C1_cqi[8] $ !C1_cqi[8]_carry_eqn;
C1_cqi[8] = DFFEAS(C1_cqi[8]_lut_out, GLOBAL(C1L1), !GLOBAL(clr), , , , , , );


--C1_cqi[7] is cnt10b:inst1|cqi[7] at LC_X12_Y12_N7
--operation mode is arithmetic

C1_cqi[7]_carry_eqn = (!C1L16 & C1L23) # (C1L16 & C1L24);
C1_cqi[7]_lut_out = C1_cqi[7] $ (C1_cqi[7]_carry_eqn);
C1_cqi[7] = DFFEAS(C1_cqi[7]_lut_out, GLOBAL(C1L1), !GLOBAL(clr), , , , , , );

--C1L26 is cnt10b:inst1|cqi[7]~68 at LC_X12_Y12_N7
--operation mode is arithmetic

C1L26_cout_0 = !C1L23 # !C1_cqi[7];
C1L26 = CARRY(C1L26_cout_0);

--C1L27 is cnt10b:inst1|cqi[7]~68COUT1_105 at LC_X12_Y12_N7
--operation mode is arithmetic

C1L27_cout_1 = !C1L24 # !C1_cqi[7];
C1L27 = CARRY(C1L27_cout_1);


--C1_cqi[6] is cnt10b:inst1|cqi[6] at LC_X12_Y12_N6
--operation mode is arithmetic

C1_cqi[6]_carry_eqn = (!C1L16 & C1L20) # (C1L16 & C1L21);
C1_cqi[6]_lut_out = C1_cqi[6] $ (!C1_cqi[6]_carry_eqn);
C1_cqi[6] = DFFEAS(C1_cqi[6]_lut_out, GLOBAL(C1L1), !GLOBAL(clr), , , , , , );

--C1L23 is cnt10b:inst1|cqi[6]~72 at LC_X12_Y12_N6
--operation mode is arithmetic

C1L23_cout_0 = C1_cqi[6] & (!C1L20);
C1L23 = CARRY(C1L23_cout_0);

--C1L24 is cnt10b:inst1|cqi[6]~72COUT1_104 at LC_X12_Y12_N6
--operation mode is arithmetic

C1L24_cout_1 = C1_cqi[6] & (!C1L21);
C1L24 = CARRY(C1L24_cout_1);


--C1_cqi[5] is cnt10b:inst1|cqi[5] at LC_X12_Y12_N5
--operation mode is arithmetic

C1_cqi[5]_carry_eqn = (!C1L16 & GND) # (C1L16 & VCC);
C1_cqi[5]_lut_out = C1_cqi[5] $ C1_cqi[5]_carry_eqn;
C1_cqi[5] = DFFEAS(C1_cqi[5]_lut_out, GLOBAL(C1L1), !GLOBAL(clr), , , , , , );

--C1L20 is cnt10b:inst1|cqi[5]~76 at LC_X12_Y12_N5
--operation mode is arithmetic

C1L20_cout_0 = !C1L16 # !C1_cqi[5];
C1L20 = CARRY(C1L20_cout_0);

--C1L21 is cnt10b:inst1|cqi[5]~76COUT1_103 at LC_X12_Y12_N5
--operation mode is arithmetic

C1L21_cout_1 = !C1L16 # !C1_cqi[5];
C1L21 = CARRY(C1L21_cout_1);


--C1_cqi[4] is cnt10b:inst1|cqi[4] at LC_X12_Y12_N4
--operation mode is arithmetic

C1_cqi[4]_lut_out = C1_cqi[4] $ !C1L13;
C1_cqi[4] = DFFEAS(C1_cqi[4]_lut_out, GLOBAL(C1L1), !GLOBAL(clr), , , , , , );

--C1L16 is cnt10b:inst1|cqi[4]~80 at LC_X12_Y12_N4
--operation mode is arithmetic

C1L16 = C1L17;


--C1_cqi[3] is cnt10b:inst1|cqi[3] at LC_X12_Y12_N3
--operation mode is arithmetic

C1_cqi[3]_lut_out = C1_cqi[3] $ C1L10;
C1_cqi[3] = DFFEAS(C1_cqi[3]_lut_out, GLOBAL(C1L1), !GLOBAL(clr), , , , , , );

--C1L13 is cnt10b:inst1|cqi[3]~84 at LC_X12_Y12_N3
--operation mode is arithmetic

C1L13_cout_0 = !C1L10 # !C1_cqi[3];
C1L13 = CARRY(C1L13_cout_0);

--C1L14 is cnt10b:inst1|cqi[3]~84COUT1 at LC_X12_Y12_N3
--operation mode is arithmetic

C1L14_cout_1 = !C1L11 # !C1_cqi[3];
C1L14 = CARRY(C1L14_cout_1);


--C1_cqi[2] is cnt10b:inst1|cqi[2] at LC_X12_Y12_N2
--operation mode is arithmetic

C1_cqi[2]_lut_out = C1_cqi[2] $ (!C1L7);
C1_cqi[2] = DFFEAS(C1_cqi[2]_lut_out, GLOBAL(C1L1), !GLOBAL(clr), , , , , , );

--C1L10 is cnt10b:inst1|cqi[2]~88 at LC_X12_Y12_N2
--operation mode is arithmetic

C1L10_cout_0 = C1_cqi[2] & (!C1L7);
C1L10 = CARRY(C1L10_cout_0);

--C1L11 is cnt10b:inst1|cqi[2]~88COUT1_102 at LC_X12_Y12_N2
--operation mode is arithmetic

C1L11_cout_1 = C1_cqi[2] & (!C1L8);
C1L11 = CARRY(C1L11_cout_1);


--C1_cqi[1] is cnt10b:inst1|cqi[1] at LC_X12_Y12_N1
--operation mode is arithmetic

C1_cqi[1]_lut_out = C1_cqi[1] $ (C1L4);
C1_cqi[1] = DFFEAS(C1_cqi[1]_lut_out, GLOBAL(C1L1), !GLOBAL(clr), , , , , , );

--C1L7 is cnt10b:inst1|cqi[1]~92 at LC_X12_Y12_N1
--operation mode is arithmetic

C1L7_cout_0 = !C1L4 # !C1_cqi[1];
C1L7 = CARRY(C1L7_cout_0);

--C1L8 is cnt10b:inst1|cqi[1]~92COUT1_101 at LC_X12_Y12_N1
--operation mode is arithmetic

C1L8_cout_1 = !C1L5 # !C1_cqi[1];
C1L8 = CARRY(C1L8_cout_1);


--C1_cqi[0] is cnt10b:inst1|cqi[0] at LC_X12_Y12_N0
--operation mode is arithmetic

C1_cqi[0]_lut_out = !C1_cqi[0];
C1_cqi[0] = DFFEAS(C1_cqi[0]_lut_out, GLOBAL(C1L1), !GLOBAL(clr), , , , , , );

--C1L4 is cnt10b:inst1|cqi[0]~96 at LC_X12_Y12_N0
--operation mode is arithmetic

C1L4_cout_0 = C1_cqi[0];
C1L4 = CARRY(C1L4_cout_0);

--C1L5 is cnt10b:inst1|cqi[0]~96COUT1_100 at LC_X12_Y12_N0
--operation mode is arithmetic

C1L5_cout_1 = C1_cqi[0];
C1L5 = CARRY(C1L5_cout_1);


--J1_safe_q[7] is lpm_conter8:inst3|lpm_counter:lpm_counter_component|cntr_73e:auto_generated|safe_q[7] at LC_X7_Y12_N7
--operation mode is normal

J1_safe_q[7]_carry_eqn = (!J1L14 & J1L21) # (J1L14 & J1L22);
J1_safe_q[7]_lut_out = J1_safe_q[7] $ (J1_safe_q[7]_carry_eqn);
J1_safe_q[7] = DFFEAS(J1_safe_q[7]_lut_out, GLOBAL(clk), VCC, , !wren, , , , );


--J1_safe_q[6] is lpm_conter8:inst3|lpm_counter:lpm_counter_component|cntr_73e:auto_generated|safe_q[6] at LC_X7_Y12_N6
--operation mode is arithmetic

J1_safe_q[6]_carry_eqn = (!J1L14 & J1L18) # (J1L14 & J1L19);
J1_safe_q[6]_lut_out = J1_safe_q[6] $ (!J1_safe_q[6]_carry_eqn);
J1_safe_q[6] = DFFEAS(J1_safe_q[6]_lut_out, GLOBAL(clk), VCC, , !wren, , , , );

--J1L21 is lpm_conter8:inst3|lpm_counter:lpm_counter_component|cntr_73e:auto_generated|counter_cella6~COUT at LC_X7_Y12_N6
--operation mode is arithmetic

J1L21_cout_0 = J1_safe_q[6] & (!J1L18);
J1L21 = CARRY(J1L21_cout_0);

--J1L22 is lpm_conter8:inst3|lpm_counter:lpm_counter_component|cntr_73e:auto_generated|counter_cella6~COUTCOUT1_1 at LC_X7_Y12_N6
--operation mode is arithmetic

J1L22_cout_1 = J1_safe_q[6] & (!J1L19);
J1L22 = CARRY(J1L22_cout_1);


--J1_safe_q[5] is lpm_conter8:inst3|lpm_counter:lpm_counter_component|cntr_73e:auto_generated|safe_q[5] at LC_X7_Y12_N5
--operation mode is arithmetic

J1_safe_q[5]_carry_eqn = (!J1L14 & GND) # (J1L14 & VCC);
J1_safe_q[5]_lut_out = J1_safe_q[5] $ J1_safe_q[5]_carry_eqn;
J1_safe_q[5] = DFFEAS(J1_safe_q[5]_lut_out, GLOBAL(clk), VCC, , !wren, , , , );

--J1L18 is lpm_conter8:inst3|lpm_counter:lpm_counter_component|cntr_73e:auto_generated|counter_cella5~COUT at LC_X7_Y12_N5
--operation mode is arithmetic

J1L18_cout_0 = !J1L14 # !J1_safe_q[5];
J1L18 = CARRY(J1L18_cout_0);

--J1L19 is lpm_conter8:inst3|lpm_counter:lpm_counter_component|cntr_73e:auto_generated|counter_cella5~COUTCOUT1_1 at LC_X7_Y12_N5
--operation mode is arithmetic

J1L19_cout_1 = !J1L14 # !J1_safe_q[5];
J1L19 = CARRY(J1L19_cout_1);


--J1_safe_q[4] is lpm_conter8:inst3|lpm_counter:lpm_counter_component|cntr_73e:auto_generated|safe_q[4] at LC_X7_Y12_N4
--operation mode is arithmetic

J1_safe_q[4]_lut_out = J1_safe_q[4] $ !J1L11;
J1_safe_q[4] = DFFEAS(J1_safe_q[4]_lut_out, GLOBAL(clk), VCC, , !wren, , , , );

--J1L14 is lpm_conter8:inst3|lpm_counter:lpm_counter_component|cntr_73e:auto_generated|counter_cella4~COUT at LC_X7_Y12_N4
--operation mode is arithmetic

J1L14 = J1L15;


--J1_safe_q[3] is lpm_conter8:inst3|lpm_counter:lpm_counter_component|cntr_73e:auto_generated|safe_q[3] at LC_X7_Y12_N3
--operation mode is arithmetic

J1_safe_q[3]_lut_out = J1_safe_q[3] $ J1L8;
J1_safe_q[3] = DFFEAS(J1_safe_q[3]_lut_out, GLOBAL(clk), VCC, , !wren, , , , );

--J1L11 is lpm_conter8:inst3|lpm_counter:lpm_counter_component|cntr_73e:auto_generated|counter_cella3~COUT at LC_X7_Y12_N3
--operation mode is arithmetic

J1L11_cout_0 = !J1L8 # !J1_safe_q[3];
J1L11 = CARRY(J1L11_cout_0);

--J1L12 is lpm_conter8:inst3|lpm_counter:lpm_counter_component|cntr_73e:auto_generated|counter_cella3~COUTCOUT1 at LC_X7_Y12_N3
--operation mode is arithmetic

J1L12_cout_1 = !J1L9 # !J1_safe_q[3];
J1L12 = CARRY(J1L12_cout_1);


--J1_safe_q[2] is lpm_conter8:inst3|lpm_counter:lpm_counter_component|cntr_73e:auto_generated|safe_q[2] at LC_X7_Y12_N2
--operation mode is arithmetic

J1_safe_q[2]_lut_out = J1_safe_q[2] $ (!J1L5);
J1_safe_q[2] = DFFEAS(J1_safe_q[2]_lut_out, GLOBAL(clk), VCC, , !wren, , , , );

--J1L8 is lpm_conter8:inst3|lpm_counter:lpm_counter_component|cntr_73e:auto_generated|counter_cella2~COUT at LC_X7_Y12_N2
--operation mode is arithmetic

J1L8_cout_0 = J1_safe_q[2] & (!J1L5);
J1L8 = CARRY(J1L8_cout_0);

--J1L9 is lpm_conter8:inst3|lpm_counter:lpm_counter_component|cntr_73e:auto_generated|counter_cella2~COUTCOUT1_1 at LC_X7_Y12_N2
--operation mode is arithmetic

J1L9_cout_1 = J1_safe_q[2] & (!J1L6);
J1L9 = CARRY(J1L9_cout_1);


--J1_safe_q[1] is lpm_conter8:inst3|lpm_counter:lpm_counter_component|cntr_73e:auto_generated|safe_q[1] at LC_X7_Y12_N1
--operation mode is arithmetic

J1_safe_q[1]_lut_out = J1_safe_q[1] $ (J1L2);
J1_safe_q[1] = DFFEAS(J1_safe_q[1]_lut_out, GLOBAL(clk), VCC, , !wren, , , , );

--J1L5 is lpm_conter8:inst3|lpm_counter:lpm_counter_component|cntr_73e:auto_generated|counter_cella1~COUT at LC_X7_Y12_N1
--operation mode is arithmetic

J1L5_cout_0 = !J1L2 # !J1_safe_q[1];
J1L5 = CARRY(J1L5_cout_0);

--J1L6 is lpm_conter8:inst3|lpm_counter:lpm_counter_component|cntr_73e:auto_generated|counter_cella1~COUTCOUT1_1 at LC_X7_Y12_N1
--operation mode is arithmetic

J1L6_cout_1 = !J1L3 # !J1_safe_q[1];
J1L6 = CARRY(J1L6_cout_1);


--J1_safe_q[0] is lpm_conter8:inst3|lpm_counter:lpm_counter_component|cntr_73e:auto_generated|safe_q[0] at LC_X7_Y12_N0
--operation mode is arithmetic

J1_safe_q[0]_lut_out = !J1_safe_q[0];
J1_safe_q[0] = DFFEAS(J1_safe_q[0]_lut_out, GLOBAL(clk), VCC, , !wren, , , , );

--J1L2 is lpm_conter8:inst3|lpm_counter:lpm_counter_component|cntr_73e:auto_generated|counter_cella0~COUT at LC_X7_Y12_N0
--operation mode is arithmetic

J1L2_cout_0 = J1_safe_q[0];
J1L2 = CARRY(J1L2_cout_0);

--J1L3 is lpm_conter8:inst3|lpm_counter:lpm_counter_component|cntr_73e:auto_generated|counter_cella0~COUTCOUT1_1 at LC_X7_Y12_N0
--operation mode is arithmetic

J1L3_cout_1 = J1_safe_q[0];
J1L3 = CARRY(J1L3_cout_1);


--G1_q_a[7] is ram8b:inst2|altsyncram:altsyncram_component|altsyncram_gn51:auto_generated|q_a[7] at M4K_X13_Y12
--RAM Block Operation Mode: Single Port
--Port A Depth: 512, Port A Width: 8
--Port A Logical Depth: 512, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
G1_q_a[7]_PORT_A_data_in = BUS(B1_regl[7], B1_regl[6], B1_regl[5], B1_regl[4], B1_regl[3], B1_regl[2], B1_regl[1], B1_regl[0]);
G1_q_a[7]_PORT_A_data_in_reg = DFFE(G1_q_a[7]_PORT_A_data_in, G1_q_a[7]_clock_0, , , );
G1_q_a[7]_PORT_A_address = BUS(C1_cqi[0], C1_cqi[1], C1_cqi[2], C1_cqi[3], C1_cqi[4], C1_cqi[5], C1_cqi[6], C1_cqi[7], C1_cqi[8]);
G1_q_a[7]_PORT_A_address_reg = DFFE(G1_q_a[7]_PORT_A_address, G1_q_a[7]_clock_0, , , );
G1_q_a[7]_PORT_A_write_enable = wren;
G1_q_a[7]_PORT_A_write_enable_reg = DFFE(G1_q_a[7]_PORT_A_write_enable, G1_q_a[7]_clock_0, , , );
G1_q_a[7]_clock_0 = GLOBAL(C1L1);
G1_q_a[7]_PORT_A_data_out = MEMORY(G1_q_a[7]_PORT_A_data_in_reg, , G1_q_a[7]_PORT_A_address_reg, , G1_q_a[7]_PORT_A_write_enable_reg, , , , G1_q_a[7]_clock_0, , , , , );
G1_q_a[7] = G1_q_a[7]_PORT_A_data_out[0];

--G1_q_a[0] is ram8b:inst2|altsyncram:altsyncram_component|altsyncram_gn51:auto_generated|q_a[0] at M4K_X13_Y12
G1_q_a[7]_PORT_A_data_in = BUS(B1_regl[7], B1_regl[6], B1_regl[5], B1_regl[4], B1_regl[3], B1_regl[2], B1_regl[1], B1_regl[0]);
G1_q_a[7]_PORT_A_data_in_reg = DFFE(G1_q_a[7]_PORT_A_data_in, G1_q_a[7]_clock_0, , , );
G1_q_a[7]_PORT_A_address = BUS(C1_cqi[0], C1_cqi[1], C1_cqi[2], C1_cqi[3], C1_cqi[4], C1_cqi[5], C1_cqi[6], C1_cqi[7], C1_cqi[8]);
G1_q_a[7]_PORT_A_address_reg = DFFE(G1_q_a[7]_PORT_A_address, G1_q_a[7]_clock_0, , , );
G1_q_a[7]_PORT_A_write_enable = wren;
G1_q_a[7]_PORT_A_write_enable_reg = DFFE(G1_q_a[7]_PORT_A_write_enable, G1_q_a[7]_clock_0, , , );
G1_q_a[7]_clock_0 = GLOBAL(C1L1);
G1_q_a[7]_PORT_A_data_out = MEMORY(G1_q_a[7]_PORT_A_data_in_reg, , G1_q_a[7]_PORT_A_address_reg, , G1_q_a[7]_PORT_A_write_enable_reg, , , , G1_q_a[7]_clock_0, , , , , );
G1_q_a[0] = G1_q_a[7]_PORT_A_data_out[7];

--G1_q_a[1] is ram8b:inst2|altsyncram:altsyncram_component|altsyncram_gn51:auto_generated|q_a[1] at M4K_X13_Y12
G1_q_a[7]_PORT_A_data_in = BUS(B1_regl[7], B1_regl[6], B1_regl[5], B1_regl[4], B1_regl[3], B1_regl[2], B1_regl[1], B1_regl[0]);
G1_q_a[7]_PORT_A_data_in_reg = DFFE(G1_q_a[7]_PORT_A_data_in, G1_q_a[7]_clock_0, , , );
G1_q_a[7]_PORT_A_address = BUS(C1_cqi[0], C1_cqi[1], C1_cqi[2], C1_cqi[3], C1_cqi[4], C1_cqi[5], C1_cqi[6], C1_cqi[7], C1_cqi[8]);
G1_q_a[7]_PORT_A_address_reg = DFFE(G1_q_a[7]_PORT_A_address, G1_q_a[7]_clock_0, , , );
G1_q_a[7]_PORT_A_write_enable = wren;
G1_q_a[7]_PORT_A_write_enable_reg = DFFE(G1_q_a[7]_PORT_A_write_enable, G1_q_a[7]_clock_0, , , );
G1_q_a[7]_clock_0 = GLOBAL(C1L1);
G1_q_a[7]_PORT_A_data_out = MEMORY(G1_q_a[7]_PORT_A_data_in_reg, , G1_q_a[7]_PORT_A_address_reg, , G1_q_a[7]_PORT_A_write_enable_reg, , , , G1_q_a[7]_clock_0, , , , , );
G1_q_a[1] = G1_q_a[7]_PORT_A_data_out[6];

--G1_q_a[2] is ram8b:inst2|altsyncram:altsyncram_component|altsyncram_gn51:auto_generated|q_a[2] at M4K_X13_Y12
G1_q_a[7]_PORT_A_data_in = BUS(B1_regl[7], B1_regl[6], B1_regl[5], B1_regl[4], B1_regl[3], B1_regl[2], B1_regl[1], B1_regl[0]);
G1_q_a[7]_PORT_A_data_in_reg = DFFE(G1_q_a[7]_PORT_A_data_in, G1_q_a[7]_clock_0, , , );
G1_q_a[7]_PORT_A_address = BUS(C1_cqi[0], C1_cqi[1], C1_cqi[2], C1_cqi[3], C1_cqi[4], C1_cqi[5], C1_cqi[6], C1_cqi[7], C1_cqi[8]);
G1_q_a[7]_PORT_A_address_reg = DFFE(G1_q_a[7]_PORT_A_address, G1_q_a[7]_clock_0, , , );
G1_q_a[7]_PORT_A_write_enable = wren;
G1_q_a[7]_PORT_A_write_enable_reg = DFFE(G1_q_a[7]_PORT_A_write_enable, G1_q_a[7]_clock_0, , , );
G1_q_a[7]_clock_0 = GLOBAL(C1L1);
G1_q_a[7]_PORT_A_data_out = MEMORY(G1_q_a[7]_PORT_A_data_in_reg, , G1_q_a[7]_PORT_A_address_reg, , G1_q_a[7]_PORT_A_write_enable_reg, , , , G1_q_a[7]_clock_0, , , , , );