?? _primary.vhd
字號:
library verilog;use verilog.vl_types.all;entity latch_rp is // This module cannot be connected to from // VHDL because it has unnamed ports.end latch_rp;?? 快捷鍵說明
復制代碼
Ctrl + C
搜索代碼
Ctrl + F
全屏模式
F11
切換主題
Ctrl + Shift + D
顯示快捷鍵
?
增大字號
Ctrl + =
減小字號
Ctrl + -