電子工業(yè)生產(chǎn)技術(shù)手冊 (第十卷) 通用工藝卷.pdf
標(biāo)簽： 電子工業(yè)生產(chǎn)
上傳時(shí)間： 2022-01-09
上傳用戶：1208020161
電子工業(yè)生產(chǎn)技術(shù)手冊 (第十三卷) 通用工藝卷.pdf
標(biāo)簽： 電子工業(yè)生產(chǎn)
上傳時(shí)間： 2022-01-09
上傳用戶：
電子工業(yè)生產(chǎn)技術(shù)手冊 (第四卷) 電真空器件卷
標(biāo)簽： 電子工業(yè)生產(chǎn)
上傳時(shí)間： 2022-01-09
上傳用戶：zhaiyawei
MSxxxxE系列交流伺服驅(qū)動(dòng)器操作手冊，PLC自動(dòng)化控制者適用
標(biāo)簽： 電機(jī)驅(qū)動(dòng)器
上傳時(shí)間： 2022-01-09
上傳用戶：XuVshu
如何在STM32Fx系列和 STM32L1 系列器件中獲得最好的ADC精度,ST官網(wǎng)資料。
上傳時(shí)間： 2022-01-09
上傳用戶：d1997wayne
大學(xué)生課余時(shí)間寫的一個(gè)可以用單片機(jī)上的觸摸屏控制舵機(jī)旋轉(zhuǎn)角度的程序。改編自正點(diǎn)原子的例程。
上傳時(shí)間： 2022-01-09
上傳用戶：
廖雪峰老師的python書籍，簡單精煉，適合初學(xué)者高效率學(xué)習(xí)。
標(biāo)簽： python
上傳時(shí)間： 2022-01-09
上傳用戶：
MICRO-USB MICRO SD卡座 HDMI DDR3 按鍵ALTIUM 集成庫（原理圖庫+3D PCB庫）,.IntLib后綴文件，拆分后文件為PcbLib+SchLib格式，Altium Designer原理圖庫+PCB封裝庫，已驗(yàn)證使用，可以直接應(yīng)用到你的項(xiàng)目開發(fā)。Library Component Count : 30Name Description----------------------------------------------------------------------------------------------------1_1.5KE100A_Dup1ANT IPEXAP2127K-ADJTRG1 STO23-5AP6212 QFN44P_120X120Banana_CPU CAP CapacitorCON3 Cap Pol1 Polarized Capacitor (Radial)DDR3-FBGA96DIODE DiodeDIP40-254 DIP40-254DOGESD_RClamp0524PA FPC-24HDMI miniHDMI-19P-SMDINDUCTOR_1JPO4 KEY-2PINLED NMOS_0 PMOS_0RES1R_P4 22R-1%SY8008B-AACSY8113BADC TF08F-1113A1-XXXB-SNRmicrosd-1113a1T_POINT_RUSBXTAL-2P XTAL-4P
上傳時(shí)間： 2022-01-09
上傳用戶：bluedrops
2019電賽收集到的部分資料，MSP430系列新手使用。
標(biāo)簽： msp430 ccs開發(fā)環(huán)境 電賽
上傳時(shí)間： 2022-01-09
上傳用戶：
1. Scope ......................................................................................................................................................................... 12. DDR4 SDRAM Package Pinout and Addressing ....................................................................................................... 22.1 DDR4 SDRAM Row for X4,X8 and X16 ................................................................................................................22.2 DDR4 SDRAM Ball Pitch........................................................................................................................................22.3 DDR4 SDRAM Columns for X4,X8 and X16 ..........................................................................................................22.4 DDR4 SDRAM X4/8 Ballout using MO-207......................................................................................................... 22.5 DDR4 SDRAM X16 Ballout using MO-207.............................................................................................................32.6 Pinout Description ..................................................................................................................................................52.7 DDR4 SDRAM Addressing.....................................................................................................................................73. Functional Description ...............................................................................................................................................83.1 Simplified State Diagram ....................................................................................................................................83.2 Basic Functionality..................................................................................................................................................93.3 RESET and Initialization Procedure .....................................................................................................................103.3.1 Power-up Initialization Sequence .............................................................................................................103.3.2 Reset Initialization with Stable Power ......................................................................................................113.4 Register Definition ................................................................................................................................................123.4.1 Programming the mode registers .............................................................................................................123.5 Mode Register ......................................................................................................................................................134. DDR4 SDRAM Command Description and Operation ............................................................................................. 244.1 Command Truth Table ..........................................................................................................................................244.2 CKE Truth Table ...................................................................................................................................................254.3 Burst Length, Type and Order ..............................................................................................................................264.3.1 BL8 Burst order with CRC Enabled .........................................................................................................264.4 DLL-off Mode & DLL on/off Switching procedure ................................................................................................274.4.1 DLL on/off switching procedure ...............................................................................................................274.4.2 DLL “on” to DLL “off” Procedure ..............................................................................................................274.4.3 DLL “off” to DLL “on” Procedure ..............................................................................................................284.5 DLL-off Mode........................................................................................................................................................294.6 Input Clock Frequency Change ............................................................................................................................304.7 Write Leveling.......................................................................................................................................................314.7.1 DRAM setting for write leveling & DRAM termination function in that mode ............................................324.7.2 Procedure Description .............................................................................................................................334.7.3 Write Leveling Mode Exit .........................................................................................................................34
標(biāo)簽： DDR4
上傳時(shí)間： 2022-01-09
上傳用戶：
蟲蟲下載站版權(quán)所有 京ICP備2021023401號-1
