The LPC1850/30/20/10 are ARM Cortex-M3 based microcontrollers for embeddedapplications. The ARM Cortex-M3 is a next generation core that offers systemenhancements such as low power consumption, enhanced debug features, and a highlevel of support block integration.The LPC1850/30/20/10 operate at CPU frequencies of up to 150 MHz. The ARMCortex-M3 CPU incorporates a 3-stage pipeline and uses a Harvard architecture withseparate local instruction and data buses as well as a third bus for peripherals. The ARMCortex-M3 CPU also includes an internal prefetch unit that supports speculativebranching.The LPC1850/30/20/10 include up to 200 kB of on-chip SRAM data memory, a quad SPIFlash Interface (SPIFI), a State Configuration Timer (SCT) subsystem, two High-speedUSB controllers, Ethernet, LCD, an external memory controller, and multiple digital andanalog peripherals.
The LPC4350/30/20/10 are ARM Cortex-M4 based microcontrollers for embeddedapplications. The ARM Cortex-M4 is a next generation core that offers systemenhancements such as low power consumption, enhanced debug features, and a highlevel of support block integration.The LPC4350/30/20/10 operate at CPU frequencies of up to 150 MHz. The ARMCortex-M4 CPU incorporates a 3-stage pipeline, uses a Harvard architecture withseparate local instruction and data buses as well as a third bus for peripherals, andincludes an internal prefetch unit that supports speculative branching. The ARMCortex-M4 supports single-cycle digital signal processing and SIMD instructions. Ahardware floating-point processor is integrated in the core.The LPC4350/30/20/10 include an ARM Cortex-M0 coprocessor, up to 264 kB of datamemory, advanced configurable peripherals such as the State Configurable Timer (SCT)and the Serial General Purpose I/O (SGPIO) interface, two High-speed USB controllers,Ethernet, LCD, an external memory controller, and multiple digital and analog peripherals
Abstract: Designers who must interface 1-Wire temperature sensors with Xilinx field-programmable gate arrays(FPGAs) can use this reference design to drive a DS28EA00 1-Wire slave device. The downloadable softwarementioned in this document can also be used as a starting point to connect other 1-Wire slave devices. The systemimplements a 1-Wire master connected to a UART and outputs temperature to a PC from the DS28EA00 temperaturesensor. In addition, high/low alarm outputs are displayed from the DS28EA00 PIO pins using LEDs.
Nios II軟件構(gòu)建工具入門(mén)
The Nios® II Software Build Tools (SBT) allows you to construct a wide variety of
complex embedded software systems using a command-line interface. From this
interface, you can execute Software Built Tools command utilities, and use scripts
other tools) to combine the command utilities in many useful ways.
This chapter introduces you to project creation with the SBT at the command line
This chapter includes the following sections:
■ “Advantages of Command-Line Software Development”
■ “Outline of the Nios II SBT Command-Line Interface”
■ “Getting Started in the SBT Command Line”
■ “Software Build Tools Scripting Basics” on page 3–8
使用Nios II軟件構(gòu)建工具
This chapter describes the Nios® II Software Build Tools (SBT), a set of utilities and
scripts that creates and builds embedded C/C++ application projects, user library
projects, and board support packages (BSPs). The Nios II SBT supports a repeatable,
scriptable, and archivable process for creating your software product.
You can invoke the Nios II SBT through either of the following user interfaces:
■ The Eclipse™ GUI
■ The Nios II Command Shell
The purpose of this chapter is to make you familiar with the internal functionality of
the Nios II SBT, independent of the user interface employed.
通過(guò)以太網(wǎng)遠(yuǎn)程配置Nios II 處理器 應(yīng)用筆記
Firmware in embedded hardware systems is frequently updated over the Ethernet. For
embedded systems that comprise a discrete microprocessor and the devices it controls, the
firmware is the software image run by the microprocessor. When the embedded system
includes an FPGA, firmware updates include updates of the hardware image on the FPGA. If
the FPGA includes a Nios® II soft processor, you can upgrade both the Nios II processor—as
part of the FPGA image—and the software that the Nios II processor runs, in a single remote
configuration session.
面向Eclips的Nios II軟件構(gòu)建工具手冊(cè)
The Nios® II Software Build Tools (SBT) for Eclipse™ is a set of plugins based on the
Eclipse™ framework and the Eclipse C/C++ development toolkit (CDT) plugins. The
Nios II SBT for Eclipse provides a consistent development platform that works for all
Nios II embedded processor systems. You can accomplish all Nios II software
development tasks within Eclipse, including creating, editing, building, running,
debugging, and profiling programs.
Nios II定制指令用戶指南：With the Altera Nios II embedded processor, you as the system designer can accelerate time-critical software algorithms by adding custom instructions to the Nios II processor instruction set. Using custom
instructions, you can reduce a complex sequence of standard instructions to a single instruction implemented in hardware. You can use this feature for a variety of applications, for example, to optimize software inner
loops for digital signal processing (DSP), packet header processing, and computation-intensive applications. The Nios II configuration wizard,part of the Quartus® II software’s SOPC Builder, provides a graphical user interface (GUI) used to add up to 256 custom instructions to the Nios II processor.
The custom instruction logic connects directly to the Nios II arithmetic logic unit (ALU) as shown in Figure 1–1.
