FTTx network architectureThe core technology of optical chips in the FTTx transceiversThe core technology of optical transceiver in FTTxThe trend of Next-generation optical transceiver Technology for FTTx
標(biāo)簽： Fttx 應(yīng)用于 光模塊 核心
上傳時(shí)間： 2013-10-20
上傳用戶：yoleeson
設(shè)計(jì)和實(shí)現(xiàn)了U盤(pán)SoC。本系統(tǒng)包括USB CORE和已驗(yàn)證過(guò)的CPU核、Nandflash、UDC_Control等模塊，模塊間通過(guò)總線進(jìn)行通信。其中USB CORE為本文設(shè)計(jì)的重點(diǎn)，用Verilog HDL語(yǔ)言實(shí)現(xiàn)，同時(shí)并為此設(shè)計(jì)搭建了功能完備的Modelsim仿真環(huán)境，進(jìn)行了仿真驗(yàn)證。
上傳時(shí)間： 2013-11-12
上傳用戶：lgnf
Linux那些事兒系列之八
上傳時(shí)間： 2013-11-24
上傳用戶：三人用菜
This is the Xilinx Dual Processor Reference Designs suite. The designs illustrate a few differentdual-core architectures based on the MicroBlaze™ and PowerPC™ processors. The designsillustrate various concepts described in the Xilinx White Paper WP262 titled, “DesigningMultiprocessor Systems in Platform Studio”. There are simple software applications includedwith the reference designs that show various forms of interaction between the two processors.
標(biāo)簽： XAPP 996 雙處理器 參考設(shè)計(jì)
上傳時(shí)間： 2013-10-29
上傳用戶：旭521
提出了一種以ARM微處理器為控制核心的遠(yuǎn)程無(wú)線視頻監(jiān)控終端的設(shè)計(jì)方案，其監(jiān)控終端的硬件設(shè)計(jì)包括視頻采集處理、中央管理控制、無(wú)線傳輸3個(gè)模塊。并給出了監(jiān)控終端的軟件開(kāi)發(fā)平臺(tái)和開(kāi)發(fā)模式的系統(tǒng)啟動(dòng)代碼、嵌入式Linux系統(tǒng)移植以及驅(qū)動(dòng)程序和應(yīng)用程序。測(cè)試結(jié)果表明，該監(jiān)控終端設(shè)計(jì)方案合理、有效，基本滿足監(jiān)控需求。 Abstract: A remote wireless video monitoring terminal design， which uses ARM microprocessor as its core control， is proposed in this paper.The hardware design of monitoring terminal system is composed of the video acquisition and processing module， the central management and control module， wireless transmission module.Meanwhile the monitoring terminal-s software development platform and development patterns are designed. Also the design of the system-s start codes， embedded Linux system-s transplantation process， driver and the corresponding applications are given. The results showed that the monitoring terminal design is reasonable， effective， basically meet monitoring requirements.
標(biāo)簽： ARM 遠(yuǎn)程無(wú)線 視頻監(jiān)控 終端設(shè)計(jì)
上傳時(shí)間： 2013-11-13
上傳用戶：wanqunsheng
The NXP LPC314x combine a 270 MHz ARM926EJ-S CPU core, High-speed USB 2.0OTG, 192 KB SRAM, NAND flash controller, flexible external bus interface, three channel10-bit A/D, and a myriad of serial and parallel interfaces in a single chip targeted atconsumer, industrial, medical, and communication markets. To optimize system powerconsumption, the LPC314x have multiple power domains and a very flexible ClockGeneration Unit (CGU) that provides dynamic clock gating and scaling.
上傳時(shí)間： 2013-10-11
上傳用戶：yuchunhai1990
The LPC1850/30/20/10 are ARM Cortex-M3 based microcontrollers for embeddedapplications. The ARM Cortex-M3 is a next generation core that offers systemenhancements such as low power consumption, enhanced debug features, and a highlevel of support block integration.The LPC1850/30/20/10 operate at CPU frequencies of up to 150 MHz. The ARMCortex-M3 CPU incorporates a 3-stage pipeline and uses a Harvard architecture withseparate local instruction and data buses as well as a third bus for peripherals. The ARMCortex-M3 CPU also includes an internal prefetch unit that supports speculativebranching.The LPC1850/30/20/10 include up to 200 kB of on-chip SRAM data memory, a quad SPIFlash Interface (SPIFI), a State Configuration Timer (SCT) subsystem, two High-speedUSB controllers, Ethernet, LCD, an external memory controller, and multiple digital andanalog peripherals.
標(biāo)簽： Cortex-M 1850 LPC 內(nèi)核微控制器
上傳時(shí)間： 2014-12-31
上傳用戶：zhuoying119
The LPC4350/30/20/10 are ARM Cortex-M4 based microcontrollers for embeddedapplications. The ARM Cortex-M4 is a next generation core that offers systemenhancements such as low power consumption, enhanced debug features, and a highlevel of support block integration.The LPC4350/30/20/10 operate at CPU frequencies of up to 150 MHz. The ARMCortex-M4 CPU incorporates a 3-stage pipeline, uses a Harvard architecture withseparate local instruction and data buses as well as a third bus for peripherals, andincludes an internal prefetch unit that supports speculative branching. The ARMCortex-M4 supports single-cycle digital signal processing and SIMD instructions. Ahardware floating-point processor is integrated in the core.The LPC4350/30/20/10 include an ARM Cortex-M0 coprocessor, up to 264 kB of datamemory, advanced configurable peripherals such as the State Configurable Timer (SCT)and the Serial General Purpose I/O (SGPIO) interface, two High-speed USB controllers,Ethernet, LCD, an external memory controller, and multiple digital and analog peripherals
上傳時(shí)間： 2013-10-28
上傳用戶：15501536189
The NXP LPC315x combine an 180 MHz ARM926EJ-S CPU core, High-speed USB 2.0OTG, 192 KB SRAM, NAND flash controller, flexible external bus interface, an integratedaudio codec, Li-ion charger, Real-Time Clock (RTC), and a myriad of serial and parallelinterfaces in a single chip targeted at consumer, industrial, medical, and communicationmarkets. To optimize system power consumption, the LPC315x have multiple powerdomains and a very flexible Clock Generation Unit (CGU) that provides dynamic clockgating and scaling.The LPC315x is implemented as multi-chip module with two side-by-side dies, one fordigital fuctions and one for analog functions, which include a Power Supply Unit (PSU),audio codec, RTC, and Li-ion battery charger.
上傳時(shí)間： 2014-01-17
上傳用戶：Altman
本教程內(nèi)容力求以詳細(xì)的步驟和講解讓讀者以最快的方式學(xué)會(huì) MC8051 IP core 的應(yīng)用以及相關(guān)設(shè)計(jì)軟件的使用，并激起讀者對(duì) SOPC 技術(shù)的興趣。本實(shí)驗(yàn)重點(diǎn)講 8051Core 的應(yīng)用，并通過(guò)一個(gè)簡(jiǎn)單 C51 程序?qū)?1Core 進(jìn)行硬件測(cè)試。 本實(shí)驗(yàn)教程的內(nèi)容編排如下： 第 1 章簡(jiǎn)單的描述了 MC8051 IP core的基本結(jié)構(gòu)及一些應(yīng)用說(shuō)明。 第 2 章詳細(xì)的介紹 8051Core 綜合、編譯應(yīng)用。包括 Quartus II、Synplify Pro 軟件的基本應(yīng)用，ROM、RAM 模塊的生成，8051Core 的封裝及應(yīng)用測(cè)試。 附錄 A為 MC8051 IP Core 的指令集。 在閱讀本教程的過(guò)程中，請(qǐng)讀者注意以下幾點(diǎn)： 本教程在寫(xiě)作過(guò)程中遵循“寧可啰唆一點(diǎn)，也不放過(guò)細(xì)節(jié)”的方針。在教程中的某些地方，有些讀者可能覺(jué)得很“簡(jiǎn)單” ，甚至顯得有些啰唆，但對(duì)大多數(shù)初學(xué)者可能并非如此。因?yàn)樽髡哒J(rèn)為，足夠簡(jiǎn)單甚至可以跳過(guò)的內(nèi)容，對(duì)某些讀者來(lái)說(shuō)，未必能一下子就弄清楚，所以，本教程很 多地方將盡量闡述清楚，以節(jié)省讀者理解的時(shí)間。但在后面的章節(jié)中，如果涉及的細(xì)節(jié)在前面章節(jié)中已經(jīng)提及，這些內(nèi)容就會(huì)省略。 最 后作者要強(qiáng)調(diào)的是，本教程旨在引路，不會(huì)帶領(lǐng)讀者掌握更深層次的開(kāi)發(fā)，更高級(jí)的應(yīng)用希望讀者自己去挖掘。
標(biāo)簽： IPcore 8051 MC 實(shí)驗(yàn)教程
上傳時(shí)間： 2013-10-26
上傳用戶：歸海惜雪
蟲(chóng)蟲(chóng)下載站版權(quán)所有 京ICP備2021023401號(hào)-1
