The FPGA can realize a more optimized Digital controller in DC/DC Converters when compare to DSPs. In this paper, based on the FPGA platform, The theoretical analysis, characteristics, simulation and design consideration are given. The methods to implement the digital DC/DC Converters have been researched. The function module, state machine of digital DC/DC controller and high resolution DPWM with Sigma-
Delta dither has been introduced. They are verified by experiments on a 20 W, 300 KHz non-isolated synchronous buck Converters.
Abstract: Many digital devices incorporate analog circuits. For instance, microprocessors, applicationspecificintegrated circuits (ASICs), and field-programmable gate arrays (FPGAs) may have internalvoltage references, analog-to-digital Converters (ADCs) or digital-to-analog Converters (DACs). However,there are challenges when you integrate more analog onto a digital design. As with all things in life, inelectronics we must always trade one parameter for another, with the application dictating the propertrade-off of analog function. In this application note, we examine how the demand for economy of spaceand cost pushes analog circuits onto digital substrates, and what design challenges emerge.
The trend in ADCs and DACs is toward higher speeds and higher resolutions atreduced power levels. Modern data Converters generally operate on ±5V (dualsupply) or +5V (single supply). In fact, many new Converters operate on a single +3Vsupply. This trend has created a number of design and applications problems whichwere much less important in earlier data Converters, where ±15V supplies and ±10Vinput ranges were the standard.
Abstract: This application note describes how to design boost Converters using the MAX17597 peakcurrent-mode controller. Boost Converters can be operated in discontinuous conduction mode (DCM) orcontinuous conduction mode (CCM). This operating mode can affect the component choices, stress levelin power devices, and controller design. Formulas for calculating component values and ratingsare alsopresented.
Abstract: This application note describes how sampling clock jitter (time interval error or "TIE jitter") affectsthe performance of delta-sigma digital-to-analog Converters (DACs). New insights explain the importanceof separately specifying low-frequency (< 2x passband frequency) and high-frequency or wideband (> 2xpassband frequency) jitter tolerance in these devices. The article also provides an application example ofa simple highly jittered cycle-skipped sampling clock and describes a method for generating a properbroadband jittered clock. The document then goes on to compare Maxim's audio DAC jitter tolerance tocompetitor audio DACs. Maxim's exceptionally high jitter tolerance allows very simple and low-cost sampleclock implementations.
The MAX5713/MAX5714/MAX5715 4-channel, low-power,8-/10-/12-bit, voltage-output digital-to-analog Converters(DACs) include output buffers and an internal referencethat is selectable to be 2.048V, 2.500V, or 4.096V. TheMAX5713/MAX5714/MAX5715 accept a wide supplyvoltage range of 2.7V to 5.5V with extremely low power(3mW) consumption to accommodate most low-voltageapplications. A precision external reference input allowsrail-to-rail operation and presents a 100kI (typ) load toan external reference.
Abstract: This article discusses application circuits for Maxim force/sense digital-to-analog Converters (DACs). Applications include:selectable fixed-gain DAC, programmable gain DAC, photodiode bias control, amperometric sensor control, digitally programmablecurrent source, Kelvin load sensing, temperature sensing, and high current DAC output. A brief description of the various DAC outputconfigurations is also given.
