亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频

蟲蟲首頁| 資源下載| 資源專輯| 精品軟件
登錄| 注冊

Fuzzy-Set-The<b>Or</b>y

  • lpc2292/lpc2294 pdf datasheet

    The LPC2292/2294 microcontrollers are based on a 16/32-bit ARM7TDMI-S CPU with real-time emulation and embedded trace support, together with 256 kB of embedded high-speed flash memory. A 128-bit wide memory interface and a unique accelerator architecture enable 32-bit code execution at the maximum clock rate. For critical code size applications, the alternative 16-bit Thumb mode reduces code by more than 30 pct with minimal performance penalty. With their 144-pin package, low power consumption, various 32-bit timers, 8-channel 10-bit ADC, 2/4 (LPC2294) advanced CAN channels, PWM channels and up to nine external interrupt pins these microcontrollers are particularly suitable for automotive and industrial control applications as well as medical systems and fault-tolerant maintenance buses. The number of available fast GPIOs ranges from 76 (with external memory) through 112 (single-chip). With a wide range of additional serial communications interfaces, they are also suited for communication gateways and protocol converters as well as many other general-purpose applications. Remark: Throughout the data sheet, the term LPC2292/2294 will apply to devices with and without the /00 or /01 suffix. The suffixes /00 and /01 will be used to differentiate from other devices only when necessary.

    標簽: lpc datasheet 2292 2294

    上傳時間: 2014-12-30

    上傳用戶:aysyzxzm

  • Virtex-6 FPGA PCB設計手冊

    Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the developmentof designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit theDocumentation in any form or by any means including, but not limited to, electronic, mechanical, photocopying, recording, or otherwise,without the prior written consent of Xilinx. Xilinx expressly disclaims any liability arising out of your use of the Documentation. Xilinx reservesthe right, at its sole discretion, to change the Documentation without notice at any time. Xilinx assumes no obligation to correct any errorscontained in the Documentation, or to advise you of any corrections or updates. Xilinx expressly disclaims any liability in connection withtechnical support or assistance that may be provided to you in connection with the Information.

    標簽: Virtex FPGA PCB 設計手冊

    上傳時間: 2013-11-11

    上傳用戶:zwei41

  • XAPP806 -決定DDR反饋時鐘的最佳DCM相移

    This application note describes how to build a system that can be used for determining theoptimal phase shift for a Double Data Rate (DDR) memory feedback clock. In this system, theDDR memory is controlled by a controller that attaches to either the OPB or PLB and is used inan embedded microprocessor application. This reference system also uses a DCM that isconfigured so that the phase of its output clock can be changed while the system is running anda GPIO core that controls that phase shift. The GPIO output is controlled by a softwareapplication that can be run on a PowerPC® 405 or Microblaze™ microprocessor.

    標簽: XAPP 806 DDR DCM

    上傳時間: 2014-11-26

    上傳用戶:erkuizhang

  • CPLD庫指南

    Xilinx is disclosing this user guide, manual, release note, and/or specification (the “Documentation”) to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the Documentation in any form or by any means including, but not limited to, electronic, mechanical, photocopying, recording, or otherwise, without the prior written consent of Xilinx. Xilinx expressly disclaims any liability arising out of your use of the Documentation. Xilinx reserves the right, at its sole discretion, to change the Documentation without notice at any time. Xilinx assumes no obligation to correct any errors contained in the Documentation, or to advise you of any corrections or updates. Xilinx expressly disclaims any liability in connection with technical support or assistance that may be provided to you in connection with the Information.  

    標簽: CPLD

    上傳時間: 2014-12-05

    上傳用戶:qazxsw

  • 采用高速串行收發器Rocket I/O實現數據率為2.5 G

    摘要: 串行傳輸技術具有更高的傳輸速率和更低的設計成本, 已成為業界首選, 被廣泛應用于高速通信領域。提出了一種新的高速串行傳輸接口的設計方案, 改進了Aurora 協議數據幀格式定義的弊端, 并采用高速串行收發器Rocket I/O, 實現數據率為2.5 Gbps的高速串行傳輸。關鍵詞: 高速串行傳輸; Rocket I/O; Aurora 協議 為促使FPGA 芯片與串行傳輸技術更好地結合以滿足市場需求, Xilinx 公司適時推出了內嵌高速串行收發器RocketI/O 的Virtex II Pro 系列FPGA 和可升級的小型鏈路層協議———Aurora 協議。Rocket I/O支持從622 Mbps 至3.125 Gbps的全雙工傳輸速率, 還具有8 B/10 B 編解碼、時鐘生成及恢復等功能, 可以理想地適用于芯片之間或背板的高速串行數據傳輸。Aurora 協議是為專有上層協議或行業標準的上層協議提供透明接口的第一款串行互連協議, 可用于高速線性通路之間的點到點串行數據傳輸, 同時其可擴展的帶寬, 為系統設計人員提供了所需要的靈活性[4]。但該協議幀格式的定義存在弊端,會導致系統資源的浪費。本文提出的設計方案可以改進Aurora 協議的固有缺陷,提高系統性能, 實現數據率為2.5 Gbps 的高速串行傳輸, 具有良好的可行性和廣闊的應用前景。

    標簽: Rocket 2.5 高速串行 收發器

    上傳時間: 2013-10-13

    上傳用戶:lml1234lml

  • USB接口控制器參考設計,xilinx提供VHDL代碼 us

    USB接口控制器參考設計,xilinx提供VHDL代碼 usb xilinx vhdl ;  This program is free software; you can redistribute it and/or modify ;  it under the terms of the GNU General Public License as published by ;  the Free Software Foundation; either version 2 of the License, or ;  (at your option) any later version. ;      ;  This program is distributed in the hope that it will be useful, ;  but WITHOUT ANY WARRANTY; without even the implied warranty of ;  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the ;  GNU General Public License for more details. ;      ;  You should have received a copy of the GNU General Public License ;  along with this program; if not, write to the Free Software ;  Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.

    標簽: xilinx VHDL USB us

    上傳時間: 2013-10-29

    上傳用戶:zhouchang199

  • 題目:利用條件運算符的嵌套來完成此題:學習成績>=90分的同學用A表示

    題目:利用條件運算符的嵌套來完成此題:學習成績>=90分的同學用A表示,60-89分之間的用B表示,60分以下的用C表示。 1.程序分析:(a>b)?a:b這是條件運算符的基本例子。

    標簽: gt 90 運算符 嵌套

    上傳時間: 2015-01-08

    上傳用戶:lifangyuan12

  • 用Java寫的報表.功能如下: 0.內建網絡打印,網絡預覽功能! 1.文件操作。包括url 指定的文件。 2.全功能打印支持。包括打印預覽。 3.Undo 和 redo。 4.合并單元格。 5.Cel

    用Java寫的報表.功能如下: 0.內建網絡打印,網絡預覽功能! 1.文件操作。包括url 指定的文件。 2.全功能打印支持。包括打印預覽。 3.Undo 和 redo。 4.合并單元格。 5.Cell selection using the mouse or keyboards(快捷鍵支持)。 6.單元格高寬調整 。 7.豐富的前景刷支持,前景可以是單色,雙色漸變,JPG,PNG,GIF圖形 。 8.背景刷支持,前景可以是單色,雙色漸變,JPG,PNG,GIF圖形 。 9.每個單元格支持空心字體,各其他一般字體。 10.每個單元格可設置為只讀。 11.每個單元格上下左右可分別高設置邊框,邊框線的寬度,顏色可調。 12.拖放操作。可在一個應用中的不同單元格拖放,也可在兩個應用的之間進行拖放。支持剪切和COPY兩種方式。 13.剪貼板功能。支持文本方式和全格式兩種方式。剪貼也允許在兩個應用之間進行。可以從EXCELL單元格中復制到本應用中。 14.單元格線,滾動條,行頭,列頭顯示可選. 15.支持公式定義,公式定義采用?作標記,如?sum(A1:B1)。 16.數字格式可自由定義,如 12345678, 可自動化為 12,345,678.00 。 17.豐富的頁腳頁眉屬性。具有以上3,4,5,6?,8,9,10,11,12,13,15,16,17各項功能。

    標簽: Java Undo redo Cel

    上傳時間: 2015-03-15

    上傳用戶:熊少鋒

  • 基于matlab的mp3的讀寫函數Mp3 toolbox for Matlab. Alfredo Fernandez Franco Aalborg University Departament of

    基于matlab的mp3的讀寫函數Mp3 toolbox for Matlab. Alfredo Fernandez Franco Aalborg University Departament of Acoustics M.Sc. Student aberserk@yahoo.com Includes 2 functions to write and read MP3 files. It works like the commands WAVWRITE and WAVREAD. 1.- Just unpack in the toolbox folder under the MATLAB directory. 2.- Set the MATLAB search path to include that folder. This version was made in MATLAB for WINDOWS only. I ll probably will make the UNIX version later. 01-11-2004.

    標簽: Departament University Fernandez Alfredo

    上傳時間: 2014-12-02

    上傳用戶:開懷常笑

  • RSA算法 :首先, 找出三個數, p, q, r, 其中 p, q 是兩個相異的質數, r 是與 (p-1)(q-1) 互質的數...... p, q, r 這三個數便是 person_key

    RSA算法 :首先, 找出三個數, p, q, r, 其中 p, q 是兩個相異的質數, r 是與 (p-1)(q-1) 互質的數...... p, q, r 這三個數便是 person_key,接著, 找出 m, 使得 r^m == 1 mod (p-1)(q-1)..... 這個 m 一定存在, 因為 r 與 (p-1)(q-1) 互質, 用輾轉相除法就可以得到了..... 再來, 計算 n = pq....... m, n 這兩個數便是 public_key ,編碼過程是, 若資料為 a, 將其看成是一個大整數, 假設 a < n.... 如果 a >= n 的話, 就將 a 表成 s 進位 (s

    標簽: person_key RSA 算法

    上傳時間: 2013-12-14

    上傳用戶:zhuyibin

主站蜘蛛池模板: 平南县| 龙井市| 中方县| 武功县| 高邮市| 大化| 咸丰县| 宁河县| 广饶县| 即墨市| 苍南县| 黎平县| 镇江市| 靖安县| 潍坊市| 云安县| 安溪县| 新津县| 河池市| 普洱| 宜昌市| 宜兰市| 高邑县| 南澳县| 兴义市| 福海县| 岢岚县| 额尔古纳市| 儋州市| 阜城县| 右玉县| 竹山县| 株洲县| 松江区| 邓州市| 苍山县| 定襄县| 视频| 广丰县| 淮滨县| 南郑县|