а√在线中文在线新版,蜜臀久久久99精品久久久久久,欧美日韩精品二区

HDCP_Specification-Rev

MSP430x2xx 系列用戶(hù)指南 (Rev. I).pdf

MSP430x2xx 系列用戶(hù)指南 (Rev. I).pdf

標(biāo)簽： MSP430

上傳時(shí)間： 2015-09-26

上傳用戶(hù)：gsl13
MT9P001-5100-Rev-F圖像傳感器手冊(cè)

MT9P001-5100-Rev-F圖像傳感器手冊(cè)

標(biāo)簽： 圖像傳感器

上傳時(shí)間： 2022-06-12

上傳用戶(hù)：d1997wayne
LPC1788用戶(hù)手冊(cè)LPC178X_7X_Rev3

LPC178* 177*用戶(hù)手冊(cè) LPC178x/7x 32-bit ARM Cortex-M3 microcontroller; up to 512 kB flash and 96 kB SRAM; USB Device/Host/OTG; Ethernet; LCD; EMC Rev. 3 — 27 December 2011 Objective data sheet

標(biāo)簽： LPC X_Rev 1788 178

上傳時(shí)間： 2013-04-24

上傳用戶(hù)：胡佳明胡佳明
MSP430FR57xx Family User手冊(cè)

MSP430FR57xx Family User's Guide (Rev. A)

標(biāo)簽： Family User MSP 430

上傳時(shí)間： 2013-11-15

上傳用戶(hù)：ainimao
MSP430F13x14x14x1 Device Erratasheet (Rev. B)

msp430單片機(jī)

標(biāo)簽： Erratasheet 14x x14 Device

上傳時(shí)間： 2013-10-19

上傳用戶(hù)：dick_sh
MSP430x13x, MSP430x14x, MSP430x14x1 Mixed Signal Microcontroller (Rev. F)

TI公司低功耗單片機(jī)MSP430系列。

標(biāo)簽： MSP 430 Microcontroller Signal

上傳時(shí)間： 2013-11-23

上傳用戶(hù)：非衣2016
XAPP740利用AXI互聯(lián)設(shè)計(jì)高性能視頻系統(tǒng)

This application note covers the design considerations of a system using the performance features of the LogiCORE™ IP Advanced eXtensible Interface (AXI) Interconnect core. The design focuses on high system throughput through the AXI Interconnect core with F MAX and area optimizations in certain portions of the design. The design uses five AXI video direct memory access (VDMA) engines to simultaneously move 10 streams (five transmit video streams and five receive video streams), each in 1920 x 1080p format, 60 Hz refresh rate, and up to 32 data bits per pixel. Each VDMA is driven from a video test pattern generator (TPG) with a video timing controller (VTC) block to set up the necessary video timing signals. Data read by each AXI VDMA is sent to a common on-screen display (OSD) core capable of multiplexing or overlaying multiple video streams to a single output video stream. The output of the OSD core drives the DVI video display interface on the board. Performance monitor blocks are added to capture performance data. All 10 video streams moved by the AXI VDMA blocks are buffered through a shared DDR3 SDRAM memory and are controlled by a MicroBlaze™ processor. The reference system is targeted for the Virtex-6 XC6VLX240TFF1156-1 FPGA on the Xilinx® ML605 Rev D evaluation board

標(biāo)簽： XAPP 740 AXI 互聯(lián)

上傳時(shí)間： 2013-11-14

上傳用戶(hù)：fdmpy
數(shù)據(jù)分析儀說(shuō)明書(shū)

User ManualRev. 1.2SmartRF® CC2420DK: Packet Sniffer for IEEE 802.15.4 and ZigBee Table of contents1 INTRODUCTION...............................................................................................31.1 HARDWARE PLATFORM.......................................................................................31.2 SOFTWARE.........................................................................................................32 USER INTERFACE..........................................................................................42.1 MENUS AND TOOLBARS.......................................................................................62.2 SETUP................................................................................................................62.3 SELECT FIELDS...................................................................................................72.3.1 Tips............................................................................................................72.4 PACKET DETAILS.................................................................................................72.5 ADDRESS BOOK..................................................................................................92.5.1 Tips............................................................................................................92.6 DISPLAY FILTER................................................................................................102.7 TIME LINE.........................................................................................................103 HELP....................................................................................................................114 TROUBLESHOOTING..................................................................................125 GENERAL INFORMATION........................................................................135.1 DOCUMENT HISTORY........................................................................................135.2 DISCLAIMER......................................................................................................135.3 TRADEMARKS...................................................................................................136 ADDRESS INFORMATION........................................................................14

標(biāo)簽： 數(shù)據(jù) 分析儀說(shuō)明書(shū)

上傳時(shí)間： 2014-01-14

上傳用戶(hù)：zhangyi99104144
71M6541演示板用戶(hù)手冊(cè)

The Maxim Integrated 71M6541-DB REV 3.0 Demo Board is a demonstration board for evaluating the 71M6541 device for single-phase electronic energy metering applications in conjunction with the Remote Sensor Inter-face. It incorporates a 71M6541 integrated circuit, a 71M6601 Remote Interface IC, peripheral circuitry such as a serial EEPROM, emulator port, and on-board power supply. A serial to USB converter allows communication to a PC through a USB port. The Demo Board allows the evaluation of the 71M6541 energy meter chip for measurement accuracy and overall system use.

標(biāo)簽： 71M6541 演示板用戶(hù)手冊(cè)

上傳時(shí)間： 2013-11-06

上傳用戶(hù)：雨出驚人love
arm7tdmi介紹

介紹這一章介紹ARMTDMI-S 處理器包含以下小節(jié)􀁺􀀃 關(guān)于ARM7TDMI-S 處理器􀁺􀀃 ARM7TDMI-S 結(jié)構(gòu)􀁺􀀃 ARM7TDMI-S 模塊內(nèi)核和功能框圖􀁺􀀃 ARM7TDMI-S 指令集匯總􀁺􀀃 Rev 3a 和Rev 4 之間的差異1.1 關(guān)于ARM7TDMI-S 處理器ARM7TDMI-S 處理器是ARM 通用32 位微處理器家族的成員之一ARM 處理器具有優(yōu)異的性能但功耗卻很低使用門(mén)的數(shù)量也很少ARM 結(jié)構(gòu)是基于精簡(jiǎn)指令集計(jì)算機(jī)(RISC)原理而設(shè)計(jì)的指令集和相關(guān)的譯碼機(jī)制比復(fù)雜指令集計(jì)算機(jī)要簡(jiǎn)單得多這樣的簡(jiǎn)化實(shí)現(xiàn)了􀁺􀀃 高的指令吞吐量􀁺􀀃 出色的實(shí)時(shí)中斷響應(yīng)􀁺􀀃 小的高性?xún)r(jià)比的處理器宏單元

標(biāo)簽： arm7tdmi

上傳時(shí)間： 2014-12-30

上傳用戶(hù)：xiaowei314

<label id="oqnzd"></label>