亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频

蟲蟲首頁| 資源下載| 資源專輯| 精品軟件
登錄| 注冊

IN-<b>cIRcuit</b>-DEBUGGER

  • 數(shù)據(jù)采集電路分析

      This application note features 8-, 10-, and 12-bit dataacquisition components in various circuit configurations.The circuits include battery monitoring, temperature sensing,isolated serial interfaces, and microprocessor andmicrocontroller serial and parallel interfaces. Also includedare voltage reference circuits (Application Note 42contains more voltage reference circuits).

    標(biāo)簽: 數(shù)據(jù)采集 電路分析

    上傳時間: 2014-01-15

    上傳用戶:zq70996813

  • Creating Safe State Machines(Mentor)

      Finite state machines are widely used in digital circuit designs. Generally, when designing a state machine using an HDL, the synthesis tools will optimize away all states that cannot be reached and generate a highly optimized circuit. Sometimes, however, the optimization is not acceptable. For example, if the circuit powers up in an invalid state, or the circuit is in an extreme working environment and a glitch sends it into an undesired state, the circuit may never get back to its normal operating condition.

    標(biāo)簽: Creating Machines Mentor State

    上傳時間: 2013-10-08

    上傳用戶:wangzhen1990

  • 微電腦型數(shù)學(xué)演算式雙輸出隔離傳送器

    特點(diǎn)(FEATURES) 精確度0.1%滿刻度 (Accuracy 0.1%F.S.) 可作各式數(shù)學(xué)演算式功能如:A+B/A-B/AxB/A/B/A&B(Hi or Lo)/|A| (Math functioA+B/A-B/AxB/A/B/A&B(Hi&Lo)/|A|/etc.....) 16 BIT 類比輸出功能(16 bit DAC isolating analog output function) 輸入/輸出1/輸出2絕緣耐壓2仟伏特/1分鐘(Dielectric strength 2KVac/1min. (input/output1/output2/power)) 寬范圍交直流兩用電源設(shè)計(jì)(Wide input range for auxiliary power) 尺寸小,穩(wěn)定性高(Dimension small and High stability)

    標(biāo)簽: 微電腦 數(shù)學(xué)演算 輸出 隔離傳送器

    上傳時間: 2013-11-24

    上傳用戶:541657925

  • 如何制作使用μModule降壓穩(wěn)壓器的輸入輸出電壓

      Linear Technology’s DC/DC step-down μModule®regulators are complete switchmode power supplies in asurface-mount package. They include the DC/DC controller,inductor, power switches and supporting circuitry.These highly integrated regulators also provide an easysolution for applications that require negative outputvoltages. In other words, these products can operate asinverting buck-boost regulators. As a result, the lowestpotential in the circuit is not the standard 0V, but –VOUT,which must be tied to the μModule regulator’s GND. Allsignals are now referred to –VOUT.

    標(biāo)簽: Module 如何制作 降壓穩(wěn)壓器 輸入輸出

    上傳時間: 2013-10-22

    上傳用戶:ztj182002

  • 80C51特殊功能寄存器地址表

    /*--------- 8051內(nèi)核特殊功能寄存器 -------------*/ sfr ACC = 0xE0;             //累加器 sfr B = 0xF0;  //B 寄存器 sfr PSW    = 0xD0;           //程序狀態(tài)字寄存器 sbit CY    = PSW^7;       //進(jìn)位標(biāo)志位 sbit AC    = PSW^6;        //輔助進(jìn)位標(biāo)志位 sbit F0    = PSW^5;        //用戶標(biāo)志位0 sbit RS1   = PSW^4;        //工作寄存器組選擇控制位 sbit RS0   = PSW^3;        //工作寄存器組選擇控制位 sbit OV    = PSW^2;        //溢出標(biāo)志位 sbit F1    = PSW^1;        //用戶標(biāo)志位1 sbit P     = PSW^0;        //奇偶標(biāo)志位 sfr SP    = 0x81;            //堆棧指針寄存器 sfr DPL  = 0x82;            //數(shù)據(jù)指針0低字節(jié) sfr DPH  = 0x83;            //數(shù)據(jù)指針0高字節(jié) /*------------ 系統(tǒng)管理特殊功能寄存器 -------------*/ sfr PCON  = 0x87;           //電源控制寄存器 sfr AUXR = 0x8E;              //輔助寄存器 sfr AUXR1 = 0xA2;             //輔助寄存器1 sfr WAKE_CLKO = 0x8F;        //時鐘輸出和喚醒控制寄存器 sfr CLK_DIV  = 0x97;          //時鐘分頻控制寄存器 sfr BUS_SPEED = 0xA1;        //總線速度控制寄存器 /*----------- 中斷控制特殊功能寄存器 --------------*/ sfr IE     = 0xA8;           //中斷允許寄存器 sbit EA    = IE^7;  //總中斷允許位  sbit ELVD  = IE^6;           //低電壓檢測中斷控制位 8051

    標(biāo)簽: 80C51 特殊功能寄存器 地址

    上傳時間: 2013-10-30

    上傳用戶:yxgi5

  • TLC2543 中文資料

    TLC2543是TI公司的12位串行模數(shù)轉(zhuǎn)換器,使用開關(guān)電容逐次逼近技術(shù)完成A/D轉(zhuǎn)換過程。由于是串行輸入結(jié)構(gòu),能夠節(jié)省51系列單片機(jī)I/O資源;且價(jià)格適中,分辨率較高,因此在儀器儀表中有較為廣泛的應(yīng)用。 TLC2543的特點(diǎn) (1)12位分辯率A/D轉(zhuǎn)換器; (2)在工作溫度范圍內(nèi)10μs轉(zhuǎn)換時間; (3)11個模擬輸入通道; (4)3路內(nèi)置自測試方式; (5)采樣率為66kbps; (6)線性誤差±1LSBmax; (7)有轉(zhuǎn)換結(jié)束輸出EOC; (8)具有單、雙極性輸出; (9)可編程的MSB或LSB前導(dǎo); (10)可編程輸出數(shù)據(jù)長度。 TLC2543的引腳排列及說明    TLC2543有兩種封裝形式:DB、DW或N封裝以及FN封裝,這兩種封裝的引腳排列如圖1,引腳說明見表1 TLC2543電路圖和程序欣賞 #include<reg52.h> #include<intrins.h> #define uchar unsigned char #define uint unsigned int sbit clock=P1^0; sbit d_in=P1^1; sbit d_out=P1^2; sbit _cs=P1^3; uchar a1,b1,c1,d1; float sum,sum1; double  sum_final1; double  sum_final; uchar duan[]={0x3f,0x06,0x5b,0x4f,0x66,0x6d,0x7d,0x07,0x7f,0x6f}; uchar wei[]={0xf7,0xfb,0xfd,0xfe};  void delay(unsigned char b)   //50us {           unsigned char a;           for(;b>0;b--)                     for(a=22;a>0;a--); }  void display(uchar a,uchar b,uchar c,uchar d) {    P0=duan[a]|0x80;    P2=wei[0];    delay(5);    P2=0xff;    P0=duan[b];    P2=wei[1];    delay(5);   P2=0xff;   P0=duan[c];   P2=wei[2];   delay(5);   P2=0xff;   P0=duan[d];   P2=wei[3];   delay(5);   P2=0xff;   } uint read(uchar port) {   uchar  i,al=0,ah=0;   unsigned long ad;   clock=0;   _cs=0;   port<<=4;   for(i=0;i<4;i++)  {    d_in=port&0x80;    clock=1;    clock=0;    port<<=1;  }   d_in=0;   for(i=0;i<8;i++)  {    clock=1;    clock=0;  }   _cs=1;   delay(5);   _cs=0;   for(i=0;i<4;i++)  {    clock=1;    ah<<=1;    if(d_out)ah|=0x01;    clock=0; }   for(i=0;i<8;i++)  {    clock=1;    al<<=1;    if(d_out) al|=0x01;    clock=0;  }   _cs=1;   ad=(uint)ah;   ad<<=8;   ad|=al;   return(ad); }  void main()  {   uchar j;   sum=0;sum1=0;   sum_final=0;   sum_final1=0;    while(1)  {              for(j=0;j<128;j++)          {             sum1+=read(1);             display(a1,b1,c1,d1);           }            sum=sum1/128;            sum1=0;            sum_final1=(sum/4095)*5;            sum_final=sum_final1*1000;            a1=(int)sum_final/1000;            b1=(int)sum_final%1000/100;            c1=(int)sum_final%1000%100/10;            d1=(int)sum_final%10;            display(a1,b1,c1,d1);           }         } 

    標(biāo)簽: 2543 TLC

    上傳時間: 2013-11-19

    上傳用戶:shen1230

  • AVR單片機(jī)數(shù)碼管秒表顯示

    #include<iom16v.h> #include<macros.h> #define uint unsigned int #define uchar unsigned char uint a,b,c,d=0; void delay(c) { for for(a=0;a<c;a++) for(b=0;b<12;b++); }; uchar tab[]={ 0xc0,0xf9,0xa4,0xb0,0x99,0x92,0x82,0xf8,0x80,0x90,

    標(biāo)簽: AVR 單片機(jī) 數(shù)碼管

    上傳時間: 2013-10-21

    上傳用戶:13788529953

  • 基于ATmega168的ADC按鍵設(shè)計(jì)

    利用Atmel公司的ATmega168微處理器,采用A/D轉(zhuǎn)換方式來實(shí)現(xiàn)按摩椅控制器的鍵盤接口,通過在硬件電路中巧妙地選擇電阻,在軟件設(shè)計(jì)中采用數(shù)字濾波、二分法和區(qū)間鑒定等方法,靈敏可靠地實(shí)現(xiàn)了按摩椅中30個按鍵的處理。給出了硬件電路設(shè)計(jì)和軟件設(shè)計(jì)思想以及部分匯編代碼。 Abstract:  This paper chooses A/D conversion method to realize the keyboard interface of the controller by using ATmega168 microchip from Atmel Company.It accomplishes 30-key dealing sensitively and reliably in massage chair through skillfully selecting resistors in hardware circuit and using digital filter,dichotomy and area-judging method in software design.The hardware design circuit, software design idea and partly assembles code are presented mainly.

    標(biāo)簽: ATmega 168 ADC 按鍵

    上傳時間: 2014-01-10

    上傳用戶:咔樂塢

  • 采用高速串行收發(fā)器Rocket I/O實(shí)現(xiàn)數(shù)據(jù)率為2.5 G

    摘要: 串行傳輸技術(shù)具有更高的傳輸速率和更低的設(shè)計(jì)成本, 已成為業(yè)界首選, 被廣泛應(yīng)用于高速通信領(lǐng)域。提出了一種新的高速串行傳輸接口的設(shè)計(jì)方案, 改進(jìn)了Aurora 協(xié)議數(shù)據(jù)幀格式定義的弊端, 并采用高速串行收發(fā)器Rocket I/O, 實(shí)現(xiàn)數(shù)據(jù)率為2.5 Gbps的高速串行傳輸。關(guān)鍵詞: 高速串行傳輸; Rocket I/O; Aurora 協(xié)議 為促使FPGA 芯片與串行傳輸技術(shù)更好地結(jié)合以滿足市場需求, Xilinx 公司適時推出了內(nèi)嵌高速串行收發(fā)器RocketI/O 的Virtex II Pro 系列FPGA 和可升級的小型鏈路層協(xié)議———Aurora 協(xié)議。Rocket I/O支持從622 Mbps 至3.125 Gbps的全雙工傳輸速率, 還具有8 B/10 B 編解碼、時鐘生成及恢復(fù)等功能, 可以理想地適用于芯片之間或背板的高速串行數(shù)據(jù)傳輸。Aurora 協(xié)議是為專有上層協(xié)議或行業(yè)標(biāo)準(zhǔn)的上層協(xié)議提供透明接口的第一款串行互連協(xié)議, 可用于高速線性通路之間的點(diǎn)到點(diǎn)串行數(shù)據(jù)傳輸, 同時其可擴(kuò)展的帶寬, 為系統(tǒng)設(shè)計(jì)人員提供了所需要的靈活性[4]。但該協(xié)議幀格式的定義存在弊端,會導(dǎo)致系統(tǒng)資源的浪費(fèi)。本文提出的設(shè)計(jì)方案可以改進(jìn)Aurora 協(xié)議的固有缺陷,提高系統(tǒng)性能, 實(shí)現(xiàn)數(shù)據(jù)率為2.5 Gbps 的高速串行傳輸, 具有良好的可行性和廣闊的應(yīng)用前景。

    標(biāo)簽: Rocket 2.5 高速串行 收發(fā)器

    上傳時間: 2013-11-06

    上傳用戶:smallfish

  • Creating Safe State Machines(Mentor)

      Finite state machines are widely used in digital circuit designs. Generally, when designing a state machine using an HDL, the synthesis tools will optimize away all states that cannot be reached and generate a highly optimized circuit. Sometimes, however, the optimization is not acceptable. For example, if the circuit powers up in an invalid state, or the circuit is in an extreme working environment and a glitch sends it into an undesired state, the circuit may never get back to its normal operating condition.

    標(biāo)簽: Creating Machines Mentor State

    上傳時間: 2013-11-02

    上傳用戶:xauthu

主站蜘蛛池模板: 广安市| 遵化市| 武威市| 东山县| 桂林市| 于田县| 芮城县| 和静县| 威宁| 湖南省| 华安县| 霍林郭勒市| 册亨县| 娱乐| 长葛市| 通渭县| 东光县| 泸州市| 讷河市| 繁昌县| 于都县| 汾阳市| 武乡县| 五河县| 微博| 麻栗坡县| 宝鸡市| 且末县| 泾阳县| 电白县| 龙游县| 卓尼县| 庐江县| 开原市| 清镇市| 寿阳县| 青州市| 措勤县| 连云港市| 临澧县| 高台县|