-
The LogiCORE™ GTP Wizard automates the task of creating HDL wrappers to configure the high-speed serial GTP transceivers in Virtex™-5 LXT and SXT devices. The menu-driven interface allows one or more GTP transceivers to be configured using pre-definedtemplates for popular industry standards, or from scratch, to support a wide variety of custom protocols.The Wizard produces a wrapper, an example design, and a testbench for rapid integration and verification of the serial interface with your custom function
Features• Creates customized HDL wrappers to configureVirtex-5 RocketIO™ GTP transceivers• Users can configure Virtex-5 GTP transceivers toconform to industry standard protocols usingpredefined templates, or tailor the templates forcustom protocols• INCLUDEd protocol templates provide support for thefollowing specifications: Aurora, CPRI, FibreChannel 1x, Gigabit Ethernet, HD-SDI, OBSAI,OC3, OC12, OC48, PCI Express® (PCIe®), SATA,SATA II, and XAUI• Automatically configures analog settings• Each custom wrapper includes example design, testbench; and both implementation and simulation scripts
標(biāo)簽：
Transceiver
Virtex
Wizar
GTP
上傳時(shí)間：
2013-10-23
上傳用戶：leyesome
-
針對(duì)飛行模擬器座艙數(shù)據(jù)采集的復(fù)雜性，設(shè)計(jì)了一種基于以太網(wǎng)分布式的數(shù)據(jù)采集控制系統(tǒng)，該系統(tǒng)是RCM5700微處理器模塊上的以太網(wǎng)應(yīng)用。在系統(tǒng)的基礎(chǔ)上具體討論了PoE技術(shù)的應(yīng)用，在傳輸數(shù)據(jù)的網(wǎng)線上同時(shí)提供電流，提出并實(shí)現(xiàn)了一種包括輔助電源在內(nèi)的完整可靠的PoE供電方案。設(shè)計(jì)采用美國國家半導(dǎo)體的LM5073和LM5576并根據(jù)不同的負(fù)載情況，進(jìn)行穩(wěn)定可靠的電壓轉(zhuǎn)換，以滿足數(shù)據(jù)采集電路的要求。實(shí)驗(yàn)結(jié)果表明：該設(shè)計(jì)穩(wěn)定可靠，滿足低于13 W的采集節(jié)點(diǎn)供電要求，提高了模擬器信號(hào)采集系統(tǒng)的通用性和標(biāo)準(zhǔn)化程度，避免了以往數(shù)據(jù)采集節(jié)點(diǎn)單獨(dú)繁瑣的電源設(shè)計(jì)。
Abstract:
Aiming at the complexity of large avion simulation and controlling，the simulator cabin distribute data collecting and control system was designed. This system is the application of RCM5700 on Ethernet. Based on this system，PoE technique that makes Ethernet can also provide power were expounded with emphasis and INCLUDEd FAUX design the PoE resolution was realized. To achieve the requirement of this system，LM5073 and LM5576 were used to DC-DC switch. From the data of experiment，the design filled the requirement of power-need of node whose power was lower than 13W. The application of the technique can advance the degree of simulation data collections currency and standardization and avoid designing additional power system.
標(biāo)簽：
以太網(wǎng)
分布式
數(shù)據(jù)采集
控制系統(tǒng)
上傳時(shí)間：
2013-11-09
上傳用戶：xyipie
-
6小時(shí)學(xué)會(huì)labview,
labview Six Hour Course – Instructor Notes
This zip file contains material designed to give students a working knowledge of labview in a 6 hour timeframe. The contents are:
Instructor Notes.doc – this document.
labviewIntroduction-SixHour.ppt – a PowerPoint presentation containing screenshots and notes on the topics covered by the course.
Convert C to F (Ex1).vi – Exercise 1 solution VI.
Convert C to F (Ex2).vi – Exercise 2 solution subVI.
Thermometer-DAQ (Ex2).vi – Exercise 2 solution VI.
Temperature Monitor (Ex3).vi – Exercise 3 solution VI.
Thermometer (Ex4).vi – Exercise 4 solution subVI.
Convert C to F (Ex4).vi – Exercise 4 solution subVI.
Temperature Logger (Ex4).vi – Exercise 4 solution VI.
Multiplot Graph (Ex5).vi – Exercise 5 solution VI.
Square Root (Ex6).vi – Exercise 6 solution VI.
State Machine 1 (Ex7).vi – Exercise 7 solution VI.
The slides can be presented in two three hour labs, or six one hour lectures. Depending on the time and resources available in class, you can choose whether to assign the exercises as homework or to be done in class. If you decide to assign the exercises in class, it is best to assign them in order with the presentation. This way the students can create VI’s while the relevant information is still fresh. The notes associated with the exercise slide should be sufficient to guide the students to a solution. The solution files INCLUDEd are one possible solution, but by no means the only solution.
標(biāo)簽：
labview
上傳時(shí)間：
2013-10-13
上傳用戶：zjwangyichao
-
Single-Ended and Differential S-Parameters
Differential circuits have been important incommunication systems for many years. In the past,differential communication circuits operated at lowfrequencies, where they could be designed andanalyzed using lumped-element models andtechniques. With the frequency of operationincreasing beyond 1GHz, and above 1Gbps fordigital communications, this lumped-elementapproach is no longer valid, because the physicalsize of the circuit approaches the size of awavelength.Distributed models and analysis techniques are nowused instead of lumped-element techniques.Scattering parameters, or S-parameters, have beendeveloped for this purpose [1]. These S-parametersare defined for single-ended networks. S-parameterscan be used to describe differential networks, but astrict definition was not developed until Bockelmanand others addressed this issue [2]. Bockelman’swork also INCLUDEd a study on how to adapt single-ended S-parameters for use with differential circuits[2]. This adaptation, called “mixed-mode S-parameters,” addresses differential and common-mode operation, as well as the conversion betweenthe two modes of operation.This application note will explain the use of single-ended and mixed-mode S-parameters, and the basicconcepts of microwave measurement calibration.
標(biāo)簽：
差分電路
單端
模式
上傳時(shí)間：
2014-03-25
上傳用戶：yyyyyyyyyy
-
This introduction covers the fundamentals of VHDL as applied to Complex ProgrammableLogic Devices (CPLDs). Specifically INCLUDEd are those design practices that translate soundlyto CPLDs, permitting designers to use the best features of this powerful language to extractoptimum performance for CPLD designs.
標(biāo)簽：
XAPP
CPLD
VHDL
105
上傳時(shí)間：
2013-11-21
上傳用戶：gtf1207
-
為了在CDMA系統(tǒng)中更好地應(yīng)用QDPSK數(shù)字調(diào)制方式，在分析四相相對(duì)移相（QDPSK)信號(hào)調(diào)制解調(diào)原理的基礎(chǔ)上，設(shè)計(jì)了一種QDPSK調(diào)制解調(diào)電路，它包括串并轉(zhuǎn)換、差分編碼、四相載波產(chǎn)生和選相、相干解調(diào)、差分譯碼和并串轉(zhuǎn)換電路。在MAX+PLUSⅡ軟件平臺(tái)上，進(jìn)行了編譯和波形仿真。綜合后下載到復(fù)雜可編程邏輯器件EPM7128SLC84-15中，測試結(jié)果表明，調(diào)制電路能正確選相，解調(diào)電路輸出數(shù)據(jù)與QDPSK調(diào)制輸入數(shù)據(jù)完全一致，達(dá)到了預(yù)期的設(shè)計(jì)要求。
Abstract:
In order to realize the better application of digital modulation mode QDPSK in the CDMA system， a sort of QDPSK modulation-demodulation circuit was designed based on the analysis of QDPSK signal modulation-demodulation principles. It INCLUDEd serial/parallel conversion circuit, differential encoding circuit, four-phase carrier wave produced and phase chosen circuit, coherent demodulation circuit, difference decoding circuit and parallel/serial conversion circuit. And it was compiled and simulated on the MAX+PLUSⅡ software platform,and downloaded into the CPLD of EPM7128SLC84-15.The test result shows that the modulation circuit can exactly choose the phase，and the output data of the demodulator circuit is the same as the input data of the QDPSK modulate. The circuit achieves the prospective requirement of the design.
標(biāo)簽：
QDPSK
CPLD
調(diào)制解調(diào)
電路設(shè)計(jì)
上傳時(shí)間：
2013-10-28
上傳用戶：jyycc
-
The LogiCORE™ GTP Wizard automates the task of creating HDL wrappers to configure the high-speed serial GTP transceivers in Virtex™-5 LXT and SXT devices. The menu-driven interface allows one or more GTP transceivers to be configured using pre-definedtemplates for popular industry standards, or from scratch, to support a wide variety of custom protocols.The Wizard produces a wrapper, an example design, and a testbench for rapid integration and verification of the serial interface with your custom function
Features• Creates customized HDL wrappers to configureVirtex-5 RocketIO™ GTP transceivers• Users can configure Virtex-5 GTP transceivers toconform to industry standard protocols usingpredefined templates, or tailor the templates forcustom protocols• INCLUDEd protocol templates provide support for thefollowing specifications: Aurora, CPRI, FibreChannel 1x, Gigabit Ethernet, HD-SDI, OBSAI,OC3, OC12, OC48, PCI Express® (PCIe®), SATA,SATA II, and XAUI• Automatically configures analog settings• Each custom wrapper includes example design, testbench; and both implementation and simulation scripts
標(biāo)簽：
Transceiver
Virtex
Wizar
GTP
上傳時(shí)間：
2013-10-20
上傳用戶：dave520l
-
This algorithm was developed by Professor Ronald L. Rivest of MIT and can be found presented in several languages. What I provide to you here is a C++ derivative of the original C implementation of Professor Rivets. The library code itself is platform-independant and has been tested in Redhat Linux. I ve INCLUDEd the sample code and makefile that I used for the Linux test. The demo, however, was written with Visual C++ 6 on a Windows 2000 platform.
標(biāo)簽：
L.
Professor
algorithm
developed
上傳時(shí)間：
2014-12-21
上傳用戶：gonuiln
-
FFmpeg is an audio/video conversion tool. It includes libavcodec, the leading open source codec library. An experimental streaming server for live broadcasts is also INCLUDEd
標(biāo)簽：
conversion
libavcodec
includes
leading
上傳時(shí)間：
2015-01-14
上傳用戶：star_in_rain
-
The ability to create groups of reports, and grant users access to reports by group. The ability to generate reports as PDF, XLS, HTML, and CSV files. The ability to generate bar, pie and xy charts for inclusion in reports. The ability to schedule and email PDF, XLS, and CSV reports. The ability to define reusable report parameters. Available parameter types include Date, Text, and Query Parameters. The ability to create multiple DataSources for use in generating reports. Support for JNDI DataSources and internal connection pooling via Commons-DBCP is INCLUDEd. The ability to upload and hot deploy new reports. Web based administration of users, groups, reports, parameters, and datasources. Cross platform database support via Hibernate based persistence layer. Available in a preconfigured bundle with Apache Tomcat.
標(biāo)簽：
ability
reports
The
to
上傳時(shí)間：
2014-01-14
上傳用戶：franktu
