資料->【E】光盤論文->【E5】英文書籍->Phase-Locked Loops for Wireless Communications (英).pdf
標(biāo)簽： Communications Phase-Locked Wireless Loops
上傳時間： 2013-07-27
上傳用戶：大融融rr
Loops back EP2OUT to EP6IN and EP4OUT to EP8IN.
標(biāo)簽： EP2OUT EP4OUT Loops EP6IN
上傳時間： 2013-12-21
上傳用戶：sardinescn
this bulk loopback firmware based on the firmware frameworks. Loops back EP2OUT to EP6IN and EP4OUT to EP8IN. Building this example requires the full version of the Keil Tools.
標(biāo)簽： firmware frameworks loopback EP2OUT
上傳時間： 2013-12-25
上傳用戶：liglechongchong
A Stochastic Time-to-Digital Converter for Digital Phase-Locked Loops
標(biāo)簽： Time-to-Digital Phase-Locked Stochastic Converter
上傳時間： 2014-01-16
上傳用戶：ANRAN
QPSK modulation system with recover Loops
標(biāo)簽： modulation recover system Loops
上傳時間： 2013-12-21
上傳用戶：李夢晗
This book is intended for the graduate or advanced undergraduate engineer. The primary motivation for developing the text was to present a complete tutorial of phase-locked Loops with a consistent notation. I believe this is critical for the practicing engineer who uses the text as a self-study guide.
標(biāo)簽： Communications Phase-Locked Wireless Loops for
上傳時間： 2020-05-31
上傳用戶：shancjb
模擬集成電路的設(shè)計與其說是一門技術(shù)，還不如說是一門藝術(shù)。它比數(shù)字集成電路設(shè)計需要更嚴(yán)格的分析和更豐富的直覺。嚴(yán)謹(jǐn)堅實的理論無疑是嚴(yán)格分析能力的基石，而設(shè)計者的實踐經(jīng)驗無疑是誕生豐富直覺的源泉。這也正足初學(xué)者對學(xué)習(xí)模擬集成電路設(shè)計感到困惑并難以駕馭的根本原因。.美國加州大學(xué)洛杉機分校(UCLA)Razavi教授憑借著他在美國多所著名大學(xué)執(zhí)教多年的豐富教學(xué)經(jīng)驗和在世界知名頂級公司(AT&T，Bell Lab，HP)卓著的研究經(jīng)歷為我們提供了這本優(yōu)秀的教材。本書自2000午出版以來得到了國內(nèi)外讀者的好評和青睞，被許多國際知名大學(xué)選為教科書。同時，由于原著者在世界知名頂級公司的豐富研究經(jīng)歷，使本書也非常適合作為CMOS模擬集成電路設(shè)計或相關(guān)領(lǐng)域的研究人員和工程技術(shù)人員的參考書。... 本書介紹模擬CMOS集成電路的分析與設(shè)計。從直觀和嚴(yán)密的角度闡述了各種模擬電路的基本原理和概念，同時還闡述了在SOC中模擬電路設(shè)計遇到的新問題及電路技術(shù)的新發(fā)展。本書由淺入深，理論與實際結(jié)合，提供了大量現(xiàn)代工業(yè)中的設(shè)計實例。全書共18章。前10章介紹各種基本模塊和運放及其頻率響應(yīng)和噪聲。第11章至第13章介紹帶隙基準(zhǔn)、開關(guān)電容電路以及電路的非線性和失配的影響，第14、15章介紹振蕩器和鎖相環(huán)。第16章至18章介紹MOS器件的高階效應(yīng)及其模型、CMOS制造工藝和混合信號電路的版圖與封裝。 1 Introduction to Analog Design 2 Basic MOS Device Physics 3 Single-Stage Amplifiers 4 Differential Amplifiers 5 Passive and Active Current Mirrors 6 Frequency Response of Amplifiers 7 Noise 8 Feedback 9 Operational Amplifiers 10 Stability and Frequency Compensation 11 Bandgap References 12 Introduction to Switched-Capacitor Circuits 13 Nonlinearity and Mismatch 14 Oscillators 15 Phase-Locked Loops 16 Short-Channel Effects and Device Models 17 CMOS Processing Technology 18 Layout and Packaging
標(biāo)簽： analog design cmos of
上傳時間： 2014-12-23
上傳用戶：杜瑩12345
This book is for students and Linux System Administrators. It provides the skills to read, write, and debug Linux shell scripts using bash shell. The book begins by describing Linux and simple scripts to automate frequently executed commands and continues by describing conditional logic, user interaction, Loops, menus, traps, and functions.
上傳時間： 2014-12-30
上傳用戶：黃蛋的蛋黃
With the Altera Nios II embedded processor, you as the system designercan accelerate time-critical software algorithms by adding custominstructions to the Nios II processor instruction set. Using custominstructions, you can reduce a complex sequence of standard instructionsto a single instruction implemented in hardware. You can use this featurefor a variety of applications, for example, to optimize software innerLoops for digital signal processing (DSP), packet header processing, andcomputation-intensive applications. The Nios II configuration wizard,part of the Quartus® II software’s SOPC Builder, provides a graphicaluser interface (GUI) used to add up to 256 custom instructions to theNios II processor
上傳時間： 2013-11-07
上傳用戶：swing
Nios II定制指令用戶指南：With the Altera Nios II embedded processor, you as the system designer can accelerate time-critical software algorithms by adding custom instructions to the Nios II processor instruction set. Using custom instructions, you can reduce a complex sequence of standard instructions to a single instruction implemented in hardware. You can use this feature for a variety of applications, for example, to optimize software inner Loops for digital signal processing (DSP), packet header processing, and computation-intensive applications. The Nios II configuration wizard,part of the Quartus® II software’s SOPC Builder, provides a graphical user interface (GUI) used to add up to 256 custom instructions to the Nios II processor. The custom instruction logic connects directly to the Nios II arithmetic logic unit (ALU) as shown in Figure 1–1.
上傳時間： 2013-10-12
上傳用戶：kang1923
蟲蟲下載站版權(quán)所有 京ICP備2021023401號-1
