本文簡單討論并總結(jié)了VHDL、Verilog，System verilog 這三中語言的各自特點和區(qū)別As the number of enhancements to variousHardware Description Languages (HDLs) hasincreased over the past year, so too has the complexityof determining which language is best fora particular design. Many designers and organizationsare contemplating whether they shouldswitch from one HDL to another.
標簽：
Verilog
verilog
System
VHDL
上傳時間：
2014-03-03
上傳用戶：zhtzht
