亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频

蟲蟲首頁| 資源下載| 資源專輯| 精品軟件
登錄| 注冊

Physics-Based

  • UHF讀寫器設(shè)計中的FM0解碼技術(shù)

       針對UHF讀寫器設(shè)計中,在符合EPC Gen2標(biāo)準(zhǔn)的情況下,對標(biāo)簽返回的高速數(shù)據(jù)進(jìn)行正確解碼以達(dá)到正確讀取標(biāo)簽的要求,提出了一種新的在ARM平臺下采用邊沿捕獲統(tǒng)計定時器數(shù)判斷數(shù)據(jù)的方法,并對FM0編碼進(jìn)行解碼。與傳統(tǒng)的使用定時器定時采樣高低電平的FM0解碼方法相比,該解碼方法可以減少定時器定時誤差累積的影響;可以將捕獲定時器數(shù)中斷與數(shù)據(jù)判斷解碼相對分隔開,使得中斷對解碼影響很小,實(shí)現(xiàn)捕獲與解碼的同步。通過實(shí)驗(yàn)表明,這種方法提高了解碼的效率,在160 Kb/s的接收速度下,讀取一張標(biāo)簽的時間約為30次/s。 Abstract:  Aiming at the requirement of receiving correctly decoded data from the tag under high-speed communication which complied with EPC Gen2 standard in the design of UHF interrogator, the article introduced a new technology for FM0 decoding which counted the timer counter to judge data by using the edge interval of signal capture based on the ARM7 platform. Compared with the traditional FM0 decoding method which used the timer timed to sample the high and low level, the method could reduce the accumulation of timing error and could relatively separate capture timer interrupt and the data judgment for decoding, so that the disruption effect on the decoding was small and realizd synchronization of capture and decoding. Testing result shows that the method improves the efficiency of decoding, at 160 Kb/s receiving speed, the time of the interrogator to read a tag is about 30 times/s.

    標(biāo)簽: UHF FM0 讀寫器 解碼技術(shù)

    上傳時間: 2013-11-10

    上傳用戶:liufei

  • LPC1850 Cortex-M3內(nèi)核微控制器數(shù)據(jù)手冊

    The LPC1850/30/20/10 are ARM Cortex-M3 based microcontrollers for embeddedapplications. The ARM Cortex-M3 is a next generation core that offers systemenhancements such as low power consumption, enhanced debug features, and a highlevel of support block integration.The LPC1850/30/20/10 operate at CPU frequencies of up to 150 MHz. The ARMCortex-M3 CPU incorporates a 3-stage pipeline and uses a Harvard architecture withseparate local instruction and data buses as well as a third bus for peripherals. The ARMCortex-M3 CPU also includes an internal prefetch unit that supports speculativebranching.The LPC1850/30/20/10 include up to 200 kB of on-chip SRAM data memory, a quad SPIFlash Interface (SPIFI), a State Configuration Timer (SCT) subsystem, two High-speedUSB controllers, Ethernet, LCD, an external memory controller, and multiple digital andanalog peripherals.

    標(biāo)簽: Cortex-M 1850 LPC 內(nèi)核微控制器

    上傳時間: 2014-12-31

    上傳用戶:zhuoying119

  • LPC4300系列ARM雙核微控制器產(chǎn)品數(shù)據(jù)手冊

    The LPC4350/30/20/10 are ARM Cortex-M4 based microcontrollers for embeddedapplications. The ARM Cortex-M4 is a next generation core that offers systemenhancements such as low power consumption, enhanced debug features, and a highlevel of support block integration.The LPC4350/30/20/10 operate at CPU frequencies of up to 150 MHz. The ARMCortex-M4 CPU incorporates a 3-stage pipeline, uses a Harvard architecture withseparate local instruction and data buses as well as a third bus for peripherals, andincludes an internal prefetch unit that supports speculative branching. The ARMCortex-M4 supports single-cycle digital signal processing and SIMD instructions. Ahardware floating-point processor is integrated in the core.The LPC4350/30/20/10 include an ARM Cortex-M0 coprocessor, up to 264 kB of datamemory, advanced configurable peripherals such as the State Configurable Timer (SCT)and the Serial General Purpose I/O (SGPIO) interface, two High-speed USB controllers,Ethernet, LCD, an external memory controller, and multiple digital and analog peripherals

    標(biāo)簽: 4300 LPC ARM 雙核微控制器

    上傳時間: 2013-10-28

    上傳用戶:15501536189

  • 半導(dǎo)體制造技術(shù)_英文教程

    The correct answer for each test bank question is highlighted in bold. Test bank questions are based on the end-of-chapter questions. If a student studies the end-of-chapter questions (which are linked to the italicized words in each chapter), then they will be successful on the test bank questions.

    標(biāo)簽: 半導(dǎo)體制造技術(shù) 英文 教程

    上傳時間: 2014-12-31

    上傳用戶:旗魚旗魚

  • 半導(dǎo)體器件物理與設(shè)計

    It would not be an exaggeration to say that semiconductor devices have transformed humanlife. From computers to communications to internet and video games these devices and the technologies they have enabled have expanded human experience in a way that is unique in history. Semiconductor devices have exploited materials, physics and imaginative applications to spawn new lifestyles. Of course for the device engineer, in spite of the advances, the challenges of reaching higher frequency, lower power consumption, higher power generation etc.

    標(biāo)簽: 半導(dǎo)體器件 物理

    上傳時間: 2013-10-28

    上傳用戶:songnanhua

  • 采用TüV認(rèn)證的FPGA開發(fā)功能安全系統(tǒng)

    This white paper discusses how market trends, the need for increased productivity, and new legislation have accelerated the use of safety systems in industrial machinery. This TÜV-qualified FPGA design methodology is changing the paradigms of safety designs and will greatly reduce development effort, system complexity, and time to market. This allows FPGA users to design their own customized safety controllers and provides a significant competitive advantage over traditional microcontroller or ASIC-based designs. Introduction The basic motivation of deploying functional safety systems is to ensure safe operation as well as safe behavior in cases of failure. Examples of functional safety systems include train brakes, proximity sensors for hazardous areas around machines such as fast-moving robots, and distributed control systems in process automation equipment such as those used in petrochemical plants. The International Electrotechnical Commission’s standard, IEC 61508: “Functional safety of electrical/electronic/programmable electronic safety-related systems,” is understood as the standard for designing safety systems for electrical, electronic, and programmable electronic (E/E/PE) equipment. This standard was developed in the mid-1980s and has been revised several times to cover the technical advances in various industries. In addition, derivative standards have been developed for specific markets and applications that prescribe the particular requirements on functional safety systems in these industry applications. Example applications include process automation (IEC 61511), machine automation (IEC 62061), transportation (railway EN 50128), medical (IEC 62304), automotive (ISO 26262), power generation, distribution, and transportation. 圖Figure 1. Local Safety System

    標(biāo)簽: FPGA 安全系統(tǒng)

    上傳時間: 2013-11-14

    上傳用戶:zoudejile

  • 面向Eclips的Nios II軟件構(gòu)建工具手冊

    面向Eclips的Nios II軟件構(gòu)建工具手冊 The Nios® II Software Build Tools (SBT) for Eclipse™ is a set of plugins based on the Eclipse™ framework and the Eclipse C/C++ development toolkit (CDT) plugins. The Nios II SBT for Eclipse provides a consistent development platform that works for all Nios II embedded processor systems. You can accomplish all Nios II software development tasks within Eclipse, including creating, editing, building, running, debugging, and profiling programs.

    標(biāo)簽: Eclips Nios 軟件

    上傳時間: 2013-11-02

    上傳用戶:瓦力瓦力hong

  • Nios II軟件開發(fā)人員手冊中的緩存和緊耦合存儲器部分

            Nios II 軟件開發(fā)人員手冊中的緩存和緊耦合存儲器部分 Nios® II embedded processor cores can contain instruction and data caches. This chapter discusses cache-related issues that you need to consider to guarantee that your program executes correctly on the Nios II processor. Fortunately, most software based on the Nios II hardware abstraction layer (HAL) works correctly without any special accommodations for caches. However, some software must manage the cache directly. For code that needs direct control over the cache, the Nios II architecture provides facilities to perform the following actions:

    標(biāo)簽: Nios 軟件開發(fā) 存儲器

    上傳時間: 2013-10-25

    上傳用戶:蟲蟲蟲蟲蟲蟲

  • Analog Solutions for Xilinx FPGAs

    Designing withProgrammable Logicin an Analog WorldProgrammable logic devicesrevolutionized digital design over 25years ago, promising designers a blankchip to design literally any functionand program it in the field. PLDs canbe low-logic density devices that usenonvolatile sea-of-gates cells calledcomplex programmable logic devices(CPLDs) or they can be high-densitydevices based on SRAM look-up tables

    標(biāo)簽: Solutions Analog Xilinx FPGAs

    上傳時間: 2013-11-07

    上傳用戶:suicone

  • XAPP440 - Xilinx CPLD的上電性能

    Applying power to a standard logic chip, SRAM, or EPROM, usually results in output pinstracking the applied voltage as it rises. Programmable logic attempts to emulate that behavior,but physics forbids perfect emulation, due to the device programmability. It requires care tospecify the pin behavior, because programmable parts encounter unknown variables – yourdesign and your power environment.

    標(biāo)簽: Xilinx XAPP CPLD 440

    上傳時間: 2013-11-24

    上傳用戶:253189838

主站蜘蛛池模板: 嵩明县| 乐东| 上饶县| 珲春市| 绥德县| 辽阳县| 开江县| 山阳县| 咸丰县| 大厂| 福安市| 丹寨县| 多伦县| 邹平县| 若尔盖县| 额敏县| 嘉禾县| 洛隆县| 梅河口市| 贞丰县| 东山县| 衡阳县| 易门县| 通州区| 富民县| 清苑县| 阿勒泰市| 昌都县| 射洪县| 周宁县| 鞍山市| 霸州市| 永顺县| 新蔡县| 台湾省| 麟游县| 子洲县| 任丘市| 新津县| 合川市| 沾化县|