亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频

蟲蟲首頁| 資源下載| 資源專輯| 精品軟件
登錄| 注冊

Short-range

  • lpc2292/lpc2294 pdf datasheet

    The LPC2292/2294 microcontrollers are based on a 16/32-bit ARM7TDMI-S CPU with real-time emulation and embedded trace support, together with 256 kB of embedded high-speed flash memory. A 128-bit wide memory interface and a unique accelerator architecture enable 32-bit code execution at the maximum clock rate. For critical code size applications, the alternative 16-bit Thumb mode reduces code by more than 30 pct with minimal performance penalty. With their 144-pin package, low power consumption, various 32-bit timers, 8-channel 10-bit ADC, 2/4 (LPC2294) advanced CAN channels, PWM channels and up to nine external interrupt pins these microcontrollers are particularly suitable for automotive and industrial control applications as well as medical systems and fault-tolerant maintenance buses. The number of available fast GPIOs ranges from 76 (with external memory) through 112 (single-chip). With a wide range of additional serial communications interfaces, they are also suited for communication gateways and protocol converters as well as many other general-purpose applications. Remark: Throughout the data sheet, the term LPC2292/2294 will apply to devices with and without the /00 or /01 suffix. The suffixes /00 and /01 will be used to differentiate from other devices only when necessary.

    標(biāo)簽: lpc datasheet 2292 2294

    上傳時(shí)間: 2014-12-30

    上傳用戶:aysyzxzm

  • 線性低壓差 (LDO) 穩(wěn)壓器解決方案

    We offer a broad line of high performance low dropout (LDO) linear regulators with fasttransient response, excellent line and load regulation, and very wide input voltage rangefrom 0.9V to 100V. Output currents range from 20mA to 10A, with positive, negative andmultiple output versions available. Many devices offer output voltage operation <0.8V andsome feature operation as low as 0V, even with a single supply. Most are stable with ceramicoutput capacitors. LDO regulators can be applied in virtually any application.

    標(biāo)簽: LDO 線性 低壓差 穩(wěn)壓器

    上傳時(shí)間: 2013-11-15

    上傳用戶:努力努力再努力

  • 無線電設(shè)計(jì)入門資料

    Abstract: The process of designing a radio system can be complex and often involves many project tradeoffs. Witha little insight, balancing these various characteristics can make the job of designing a radio system easier. Thistutorial explores these tradeoffs and provides details to consider for various radio applications. With a focus on theindustrial, scientific, medical (ISM) bands, the subjects of frequency selection, one-way versus two-way systems,modulation techniques, cost, antenna options, power-supply influences, effects on range, and protocol selectionare explored.

    標(biāo)簽: 無線

    上傳時(shí)間: 2013-12-13

    上傳用戶:eastgan

  • 快速跳頻通信系統(tǒng)同步技術(shù)研究

    同步技術(shù)是跳頻通信系統(tǒng)的關(guān)鍵技術(shù)之一,尤其是在快速跳頻通信系統(tǒng)中,常規(guī)跳頻通信通過同步字頭攜帶相關(guān)碼的方法來實(shí)現(xiàn)同步,但對于快跳頻來說,由于是一跳或者多跳傳輸一個(gè)調(diào)制符號,難以攜帶相關(guān)碼。對此引入雙跳頻圖案方法,提出了一種適用于快速跳頻通信系統(tǒng)的同步方案。采用短碼攜帶同步信息,克服了快速跳頻難以攜帶相關(guān)碼的困難。分析了同步性能,仿真結(jié)果表明該方案同步時(shí)間短、虛警概率低、捕獲概率高,同步性能可靠。 Abstract:  Synchronization is one of the key techniques to frequency-hopping communication system, especially in the fast frequency hopping communication system. In conventional frequency hopping communication systems, synchronization can be achieved by synchronization-head which can be used to carry the synchronization information, but for the fast frequency hopping, Because modulation symbol is transmitted by per hop or multi-hop, it is difficult to carry the correlation code. For the limitation of fast frequency hopping in carrying correlation code, a fast frequency-hopping synchronization scheme with two hopping patterns is proposed. The synchronization information is carried by short code, which overcomes the difficulty of correlation code transmission in fast frequency-hopping. The performance of the scheme is analyzed, and simulation results show that the scheme has the advantages of shorter synchronization time, lower probability of false alarm, higher probability of capture and more reliable of synchronization.

    標(biāo)簽: 快速跳頻 同步技術(shù) 通信系統(tǒng)

    上傳時(shí)間: 2013-11-23

    上傳用戶:mpquest

  • S參數(shù)的設(shè)計(jì)與應(yīng)用

    Agilent AN 154 S-Parameter Design Application Note S參數(shù)的設(shè)計(jì)與應(yīng)用 The need for new high-frequency, solid-state circuitdesign techniques has been recognized both by microwaveengineers and circuit designers. These engineersare being asked to design solid state circuitsthat will operate at higher and higher frequencies.The development of microwave transistors andAgilent Technologies’ network analysis instrumentationsystems that permit complete network characterizationin the microwave frequency rangehave greatly assisted these engineers in their work.The Agilent Microwave Division’s lab staff hasdeveloped a high frequency circuit design seminarto assist their counterparts in R&D labs throughoutthe world. This seminar has been presentedin a number of locations in the United States andEurope.From the experience gained in presenting this originalseminar, we have developed a four-part videotape, S-Parameter Design Seminar. While the technologyof high frequency circuit design is everchanging, the concepts upon which this technologyhas been built are relatively invariant.The content of the S-Parameter Design Seminar isas follows:

    標(biāo)簽: S參數(shù)

    上傳時(shí)間: 2013-12-19

    上傳用戶:aa54

  • C語言常見問題集_必知的495個(gè)問題

    1.1 我如何決定使用那種整數(shù)類型? 如果需要大數(shù)值(大于32, 767 或小于¡32, 767), 使用long 型。否則, 如果空間很重要(如有大數(shù)組或很多結(jié)構(gòu)), 使用short 型。除此之外, 就使用int 型。如果嚴(yán)格定義的溢出特征很重要而負(fù)值無關(guān)緊要, 或者你希望在操作二進(jìn)制位和字節(jié)時(shí)避免符號擴(kuò)展的問題, 請使用對應(yīng)的無符號類型。但是, 要注意在表達(dá)式中混用有符號和無符號值的情況。

    標(biāo)簽: 495 C語言

    上傳時(shí)間: 2013-11-22

    上傳用戶:ming529

  • XAPP520將符合2.5V和3.3V I/O標(biāo)準(zhǔn)的7系列FPGA高性能I/O Bank進(jìn)行連接

    XAPP520將符合2.5V和3.3V I/O標(biāo)準(zhǔn)的7系列FPGA高性能I/O Bank進(jìn)行連接  The I/Os in Xilinx® 7 series FPGAs are classified as either high range (HR) or high performance (HP) banks. HR I/O banks can be operated from 1.2V to 3.3V, whereas HP I/O banks are optimized for operation between 1.2V and 1.8V. In circumstances that require an HP 1.8V I/O bank to interface with 2.5V or 3.3V logic, a range of options can be deployed. This application note describes methodologies for interfacing 7 series HP I/O banks with 2.5V and 3.3V systems

    標(biāo)簽: XAPP FPGA Bank 520

    上傳時(shí)間: 2013-11-06

    上傳用戶:wentianyou

  • US Navy VHDL Modelling Guide

      This document was developed under the Standard Hardware and Reliability Program (SHARP) TechnologyIndependent Representation of Electronic Products (TIREP) project. It is intended for use by VHSIC HardwareDescription Language (VHDL) design engineers and is offered as guidance for the development of VHDL modelswhich are compliant with the VHDL Data Item Description (DID DI-EGDS-80811) and which can be providedto manufacturing engineering personnel for the development of production data and the subsequent productionof hardware. Most VHDL modeling performed to date has been concentrated at either the component level orat the conceptual system level. The assembly and sub-assembly levels have been largely disregarded. Under theSHARP TIREP project, an attempt has been made to help close this gap. The TIREP models are based upon lowcomplexity Standard Electronic Modules (SEM) of the format A configuration. Although these modules are quitesimple, it is felt that the lessons learned offer guidance which can readily be applied to a wide range of assemblytypes and complexities.

    標(biāo)簽: Modelling Guide Navy VHDL

    上傳時(shí)間: 2013-11-20

    上傳用戶:pzw421125

  • 各種功能的計(jì)數(shù)器實(shí)例(VHDL源代碼)

    各種功能的計(jì)數(shù)器實(shí)例(VHDL源代碼):ENTITY counters IS  PORT  (   d  : IN  INTEGER RANGE 0 TO 255;   clk  : IN BIT;   clear : IN BIT;   ld  : IN BIT;   enable : IN BIT;   up_down : IN BIT;   qa  : OUT  INTEGER RANGE 0 TO 255;   qb  : OUT  INTEGER RANGE 0 TO 255;   qc  : OUT  INTEGER RANGE 0 TO 255;   qd  : OUT  INTEGER RANGE 0 TO 255;   qe  : OUT  INTEGER RANGE 0 TO 255;   qf  : OUT  INTEGER RANGE 0 TO 255;   qg  : OUT  INTEGER RANGE 0 TO 255;   qh  : OUT  INTEGER RANGE 0 TO 255;   qi  : OUT  INTEGER RANGE 0 TO 255;

    標(biāo)簽: VHDL 計(jì)數(shù)器 源代碼

    上傳時(shí)間: 2013-10-09

    上傳用戶:松毓336

  • 集合式直流電能表(小功率的)

    集合式直流電能表(小功率的) 特點(diǎn): 精確度0.05%滿刻度±1位數(shù) 可同時(shí)量測與顯示/直流電壓/電流/瓦特(千瓦)/瓦特小時(shí)(千瓦小時(shí)) 電壓輸入(DC0-99.99V/0-600.0V)自動變檔功能 顯示范圍0-9999(電流/瓦特/千瓦),0至99999999(八位數(shù)瓦特小時(shí))可任意規(guī)劃 數(shù)位RS-485 界面 (Optional) 主要規(guī)格: 輔助電源消耗功率:<0.35VA(DC12V/DC24V) <0.5VA(DC48V) <1.5VA(AC90-240V(50/60Hz)) 精確度: 0.05% F.S. ±1 digit (23 ±5℃) 輸入范圍:Auto range(DC0-99.99V/0-600.0V(DC voltage)) 輸入抗阻:>5MΩ(DC voltage) 取樣時(shí)間:10 cycles/second(total) 過載顯示: " doFL " 顯示值范圍: 0-9999 digit(DCA/W(KW)) 0-9999999.999 digit(WH/(KWH)) RS-485傳輸速度: 19200/9600/4800/2400 selective RS-485通訊位址: "01"-"FF"(0-255) RS-485通信協(xié)議: Modbus RTU mode 溫度系數(shù): 50ppm/℃ (0-50℃) 顯示幕:Bight Red LEDs high 10.16 mm(0.4") 參數(shù)設(shè)定方式: Touch switches 記憶方式: Non-volatile E²PROM memory 絕緣耐壓能力:2KVac/1min.(input/output)(RS-485(Isolating)) 1600 Vdc (input/output) (RS-485(Isolating)) 使用環(huán)境條件: 0-50℃(20 to 90% RH non-condensed) 存放環(huán)境條件: 0-70℃(20 to 90% RH non-condensed) CE認(rèn)證: EN 55022:1998/A1:2000 Class A EN 61000-3-2:2000 EN 61000-3-3:1995/A1:2001 EN 55024:1998/A1:2001

    標(biāo)簽: 直流 電能表 小功率

    上傳時(shí)間: 2013-11-20

    上傳用戶:s363994250

主站蜘蛛池模板: 自贡市| 安吉县| 南投市| 新邵县| 巩留县| 阿尔山市| 阆中市| 长泰县| 兴国县| 霍州市| 静乐县| 梁河县| 前郭尔| 托克托县| 盱眙县| 贵港市| 文登市| 桐城市| 白沙| 平舆县| 三明市| 昌黎县| 南漳县| 平阴县| 富源县| 金山区| 炎陵县| 威宁| 大安市| 泰兴市| 渝北区| 台山市| 革吉县| 彰化市| 陇西县| 罗甸县| 彭泽县| 万安县| 晋城| 江津市| 交口县|