-
The emphasis of this book is on real-time application of Synopsys tools, used
to combat various problems seen at VDSM geometries. Readers will be
exposed to an effective design methodology for handling complex, submicron
ASIC designs. Significance is placed on HDL coding styles,
Synthesis and optimization, dynamic simulation, formal verification, DFT
scan insertion, links to layout, physical Synthesis, and static timing analysis.
At each step, problems related to each phase of the design flow are identified,
with solutions and work-around described in detail. In addition, crucial issues
related to layout, which includes clock tree Synthesis and back-end
integration (links to layout) are also discussed at length. Furthermore, the
book contains in-depth discussions on the basics of Synopsys technology
libraries and HDL coding styles, targeted towards optimal Synthesis solution.
標簽：
application
real-time
Synopsys
emphasis
上傳時間：
2017-07-05
上傳用戶：waitingfy
-
本系統分電壓測量和信號產生輸出兩大部分，電壓測量部分以模擬電路為主，配合放大模塊、A/D轉化模塊、顯示模塊；通過凌陽單片機進行數據處理，在誤差允許范圍內顯示測量電壓值。信號產生以直接數字式頻率合成器(Direct Digital Frequency Synthesis,簡稱DDS或DDFS)為核心，經過AT89S52對DDS芯片內部進行控制，使之輸出標準正弦波形，利用編程實現頻率預置、步進，達到電壓輸出頻率的可調節步進。通過調試與測量完成了題目的基本部分和全部發揮部分的要求并有自己的創新
標簽：
分
信號產生
電壓測量
上傳時間：
2017-08-08
上傳用戶：comua
-
頻率合成技術在現代電子技術中具有重要的地位。在通信、雷達和導航等設備中，它可以作為干擾信號發生器；在測試設備中，可作為標準信號源，因此頻率合成器被人們稱為許多電子系統的“心臟”。直接數字頻率合成（DDS——Digital Direct Frequency Synthesis）技術是一種全新的頻率合成方法，是頻率合成技術的一次革命。本文主要分析了DDS的基本原理及其輸出頻譜特點，并采用VHDL語言在FPGA上實現。對于DDS的輸出頻譜，一個較大的缺點是：輸出雜散較大。針對這一缺點本文使用了兩個方法加以解決。首先是壓縮ROM查找表，
標簽：
頻率合成技術
現代電子
導航
通信
上傳時間：
2017-09-28
上傳用戶：大三三
-
《分析性寫作》，介紹言簡意賅：
The popular, brief rhetoric that treats writing as thinking, WRITING ANALYTICALLY, Sixth Edition, offers a series of prompts that lead you through the process of analysis and Synthesis and help you to generate original and well-developed ideas. The book's overall point is that learning to write well means learning to use writing as a way of thinking well. To that end, the strategies of this book describe thinking skills that employ writing. As you will see, this book treats writing as a tool of thought--a means of undertaking sustained acts of inquiry and reflection.
標簽：
Writing Analyticall
上傳時間：
2015-08-22
上傳用戶：東大寺的
-
Lithium–sulfur batteries are a promising energy-storage technology due to their relatively low cost and high theoretical energy density. However, one of their major technical problems is the shuttling of soluble polysulfides between electrodes, resulting in rapid capacity fading. Here, we present a metal–organic framework (MOF)-based battery separator to mitigate the shuttling problem. We show that the MOF-based separator acts as an ionic sieve in lithium–sulfur batteries, which selectively sieves Li+ ions while e ciently suppressing undesired polysulfides migrating to the anode side. When a sulfur-containing mesoporous carbon material (approximately 70 wt% sulfur content) is used as a cathode composite without elaborate Synthesis or surface modification, a lithium–sulfur battery with a MOF-based separator exhibits a low capacity decay rate (0.019% per cycle over 1,500 cycles). Moreover, there is almost no capacity fading after the initial 100 cycles. Our approach demonstrates the potential for MOF-based materials as separators for energy-storage applications.
標簽：
鋰硫電池
隔膜
上傳時間：
2017-11-23
上傳用戶：653357637
-
Synopsys' widely-used design constraints format, known as SDC, describes the "design intent" and surrounding constraints for Synthesis, clocking, timing, power, test and environmental and operating conditions. SDC has been in use and evolving for more than 20 years, making it the most popular and proven format for describing design constraints. Essentially all synthesized designs use SDC and numerous EDA companies have translators that can read and process SDC.
標簽：
Vivado
時序約束
上傳時間：
2018-07-13
上傳用戶：yalsim
-
特別好的教程特別好的教程
Research progress in Synthesis and modification of polylactic acid Research progress in Synthesis and modification of polylactic acid
標簽：
教程
上傳時間：
2021-09-17
上傳用戶：陳浩
-
The Verilog Hardware Description Language (HDL) is defined in this standard. Verilog HDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable,it supports the development,verification, Synthesis,and testing of hardware designs; the communication of hardware design data; and the maintenance,modification,and procurement of hardware. The primary audiences for this standard are the implementors of tools supporting the language and advanced users of the language.
標簽：
ieee
verilog
上傳時間：
2021-11-09
上傳用戶：
-
電子書-RTL Design Style Guide for Verilog HDL540頁A FF having a fixed input value is generated from the description in the upper portion of
Example 2-21. In this case, ’0’ is output when the reset signal is asynchronously input,
and ’1’ is output when the START signal rises. Therefore, the FF data input is fixed at
the power supply, since the typical value ’1’ is output following the rise of the START
signal.
When FF input values are fixed, the fixed inputs become untestable and the fault detection rate drops. When implementing a scan design and converting to a scan FF, the scan
may not be executed properl not be executed properly, so such descriptions , so such descriptions are not are not recommended. recommended.[1] As in the lower
part of Example 2-21, be sure to construct a synchronous type of circuit and ensure that
the clock signal is input to the clock pin of the FF.
Other than the sample shown in Example 2-21, there are situations where for certain
control signals, those that had been switched due to the conditions of an external input
will no longer need to be switched, leaving only a FF. If logic exists in a lower level and a
fixed value is input from an upper level, the input value of the FF may also end up being
fixed as the result of optimization with logic Synthesis tools. In a situation like this, while
perhaps difficult to completely eliminate, the problem should be avoided as much as possible.
標簽：
RTL
verilog hdl
上傳時間：
2022-03-21
上傳用戶：canderile
-
本文主要介紹如何在Wado設計套件中進行時序約束，原文出自 xilinx中文社區。1 Timing Constraints in Vivado-UCF to xdcVivado軟件相比于sE的一大轉變就是約束文件，5E軟件支持的是UcF（User Constraints file，而 Vivado軟件轉換到了XDc（Xilinx Design Constraints）。XDC主要基于SDc（Synopsys Design Constraints）標準，另外集成了Xinx的一些約束標準可以說這一轉變是xinx向業界標準的靠攏。Altera從 TimeQuest開始就一直使用SDc標準，這一改變，相信對于很多工程師來說是好事，兩個平臺之間的轉換會更加容易些。首先看一下業界標準SDc的原文介紹：Synopsys widely-used design constraints format, known as sDc, describes the design intent"and surrounding constraints for Synthesis, clocking, timing, power, test and environmental and operating conditions. sDc has been in use and evolving for more than 20 years, making it the most popular and proven format for describing design constraints. Essentially all synthesized designs use SDc and numerous EDa companies have translators that can read and process sDc
標簽：
vivado
上傳時間：
2022-03-26
上傳用戶：
