<dl id="uq2o0"></dl>
Xilinx UltraScale™ 架構針對要求最嚴苛的應用，提供了前所未有的ASIC級的系統級集成和容量。 UltraScale架構是業界首次在All Programmable架構中應用最先進的ASIC架構優化。該架構能從20nm平面FET結構擴展至16nm鰭式FET晶體管技術甚至更高的技術，同 時還能從單芯片擴展到3D IC。借助Xilinx Vivado®設計套件的分析型協同優化，UltraScale架構可以提供海量數據的路由功能，同時還能智能地解決先進工藝節點上的頭號系統性能瓶頸。 這種協同設計可以在不降低性能的前提下達到實現超過90%的利用率。 UltraScale架構的突破包括： • 幾乎可以在晶片的任何位置戰略性地布置類似于ASIC的系統時鐘，從而將時鐘歪斜降低達50% • 系統架構中有大量并行總線，無需再使用會造成時延的流水線，從而可提高系統速度和容量 • 甚至在要求資源利用率達到90%及以上的系統中，也能消除潛在的時序收斂問題和互連瓶頸 • 可憑借3D IC集成能力構建更大型器件，并在工藝技術方面領先當前行業標準整整一代 • 能在更低的系統功耗預算范圍內顯著提高系統性能，包括多Gb串行收發器、I/O以及存儲器帶寬 • 顯著增強DSP與包處理性能 賽靈思UltraScale架構為超大容量解決方案設計人員開啟了一個全新的領域。
標簽： UltraScale Xilinx 架構
上傳時間： 2013-11-17
上傳用戶：皇族傳媒
中文版詳情瀏覽：http://www.elecfans.com/emb/fpga/20130715324029.html Xilinx UltraScale:The Next-Generation Architecture for Your Next-Generation Architecture The Xilinx® UltraScale™ architecture delivers unprecedented levels of integration and capability with ASIC-class system- level performance for the most demanding applications. The UltraScale architecture is the industr y's f irst application of leading-edge ASIC architectural enhancements in an All Programmable architecture that scales from 20 nm planar through 16 nm FinFET technologies and beyond, in addition to scaling from monolithic through 3D ICs. Through analytical co-optimization with the X ilinx V ivado® Design Suite, the UltraScale architecture provides massive routing capacity while intelligently resolving typical bottlenecks in ways never before possible. This design synergy achieves greater than 90% utilization with no performance degradation. Some of the UltraScale architecture breakthroughs include: • Strategic placement (virtually anywhere on the die) of ASIC-like system clocks, reducing clock skew by up to 50% • Latency-producing pipelining is virtually unnecessary in systems with massively parallel bus architecture, increasing system speed and capability • Potential timing-closure problems and interconnect bottlenecks are eliminated, even in systems requiring 90% or more resource utilization • 3D IC integration makes it possible to build larger devices one process generation ahead of the current industr y standard • Greatly increased system performance, including multi-gigabit serial transceivers, I/O, and memor y bandwidth is available within even smaller system power budgets • Greatly enhanced DSP and packet handling The Xilinx UltraScale architecture opens up whole new dimensions for designers of ultra-high-capacity solutions.
標簽： UltraScale Xilinx 架構
上傳時間： 2013-11-13
上傳用戶：瓦力瓦力hong
Xilinx UltraScale™ 架構針對要求最嚴苛的應用，提供了前所未有的ASIC級的系統級集成和容量。 UltraScale架構是業界首次在All Programmable架構中應用最先進的ASIC架構優化。該架構能從20nm平面FET結構擴展至16nm鰭式FET晶體管技術甚至更高的技術，同 時還能從單芯片擴展到3D IC。借助Xilinx Vivado®設計套件的分析型協同優化，UltraScale架構可以提供海量數據的路由功能，同時還能智能地解決先進工藝節點上的頭號系統性能瓶頸。 這種協同設計可以在不降低性能的前提下達到實現超過90%的利用率。 UltraScale架構的突破包括： • 幾乎可以在晶片的任何位置戰略性地布置類似于ASIC的系統時鐘，從而將時鐘歪斜降低達50% • 系統架構中有大量并行總線，無需再使用會造成時延的流水線，從而可提高系統速度和容量 • 甚至在要求資源利用率達到90%及以上的系統中，也能消除潛在的時序收斂問題和互連瓶頸 • 可憑借3D IC集成能力構建更大型器件，并在工藝技術方面領先當前行業標準整整一代 • 能在更低的系統功耗預算范圍內顯著提高系統性能，包括多Gb串行收發器、I/O以及存儲器帶寬 • 顯著增強DSP與包處理性能 賽靈思UltraScale架構為超大容量解決方案設計人員開啟了一個全新的領域。
標簽： UltraScale Xilinx 架構
上傳時間： 2013-12-23
上傳用戶：小儒尼尼奧
中文版詳情瀏覽：http://www.elecfans.com/emb/fpga/20130715324029.html Xilinx UltraScale:The Next-Generation Architecture for Your Next-Generation Architecture The Xilinx® UltraScale™ architecture delivers unprecedented levels of integration and capability with ASIC-class system- level performance for the most demanding applications. The UltraScale architecture is the industr y's f irst application of leading-edge ASIC architectural enhancements in an All Programmable architecture that scales from 20 nm planar through 16 nm FinFET technologies and beyond, in addition to scaling from monolithic through 3D ICs. Through analytical co-optimization with the X ilinx V ivado® Design Suite, the UltraScale architecture provides massive routing capacity while intelligently resolving typical bottlenecks in ways never before possible. This design synergy achieves greater than 90% utilization with no performance degradation. Some of the UltraScale architecture breakthroughs include: • Strategic placement (virtually anywhere on the die) of ASIC-like system clocks, reducing clock skew by up to 50% • Latency-producing pipelining is virtually unnecessary in systems with massively parallel bus architecture, increasing system speed and capability • Potential timing-closure problems and interconnect bottlenecks are eliminated, even in systems requiring 90% or more resource utilization • 3D IC integration makes it possible to build larger devices one process generation ahead of the current industr y standard • Greatly increased system performance, including multi-gigabit serial transceivers, I/O, and memor y bandwidth is available within even smaller system power budgets • Greatly enhanced DSP and packet handling The Xilinx UltraScale architecture opens up whole new dimensions for designers of ultra-high-capacity solutions.
標簽： UltraScale Xilinx 架構
上傳時間： 2013-11-21
上傳用戶：wxqman
資料共9.77G，Zynq UltraScale+ MPSoC XCZU4EV平臺，包括FPGA、SDK源碼，例程源碼，各種圖像處理，人工智能算法，原理圖，PCB，適合做項目移植、項目開發
上傳時間： 2021-12-20
上傳用戶：
這是開發板資料，不是開發板，做硬件的可以參考里面的原理圖和PCB，做軟件的可以移植里面的工程
上傳時間： 2022-03-26
上傳用戶：
8層全志A80BOX高清機頂盒AXT530124+EMMC-BGA169+AXP806原理圖+PCB 8層飛思卡爾I.MX6x智能家居控制主板MAX8903C+WM8962+MT41K128M16JT 6層瑞芯微RK3288平板方案DSN+BRD 6層安霸A7LA30方案行車記錄儀原理圖和PCB文檔 6層Rockchip_Wireless_HDMI_presentation的pcb+原理圖下載 6層HI3531海思最新最全的硬件設計資料整合包含芯片手冊，SCH和PCB 4層使用AM8252B做的帶WiFi-HDMI功能的手機互聯原理圖和PCB 4層海思HI3535網絡硬盤錄像機PBGA563+QFN64+BGA96+原理圖+PCB文件 4層MT7620A智能路由器（小米同款）原理圖和PCB文件分享下載 2層STM32F107智能家居主板IR0038+SPX1117M3-3.3+CH340G+MOC3063原理圖+PCB文件 2層LCD12864萬年歷(帶原理圖和PCB) 2層ESP8266系統板+CH340G+LM1117-V33+原理圖+PCB文件分享下載 16層官方Xilinx Kintex UltraScale FPGA KCU105+4片DDR4分享下載 14層美高森美SmartFusion2 SOC FPGA開發板FT4232H+TPS51200+USB3340+原理圖+PCB 14層高速板sch和brd文件下載 12層altera的5片DDR2組成72數據位寬 10層英特爾x86atom電腦主板BAYTRAIL+ISL95837HRZ-T+RTL8111GS原理圖與PCB文件
標簽： 實用電工
上傳時間： 2013-04-15
上傳用戶：eeworm
