亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频

蟲蟲首頁| 資源下載| 資源專輯| 精品軟件
登錄| 注冊

您現(xiàn)在的位置是:蟲蟲下載站 > 資源下載 > 教程資料 > Xilinx UltraScale:新一代架構(gòu)滿足您的新一代架構(gòu)需求(EN)

Xilinx UltraScale:新一代架構(gòu)滿足您的新一代架構(gòu)需求(EN)

  • 資源大小:975 K
  • 上傳時(shí)間: 2013-11-13
  • 上傳用戶:royn
  • 資源積分:2 下載積分
  • 標(biāo)      簽: UltraScale Xilinx 架構(gòu)

資 源 簡 介

  中文版詳情瀏覽http://www.elecfans.com/emb/fpga/20130715324029.html

  Xilinx UltraScale:The Next-Generation Architecture for Your Next-Generation Architecture

   The Xilinx® UltraScale™ architecture delivers unprecedented levels of integration and capability with ASIC-class system- level performance for the most demanding applications.

  The UltraScale architecture is the industr y's f irst application of leading-edge ASIC architectural enhancements in an All Programmable architecture that scales from 20 nm planar through 16 nm FinFET technologies and beyond, in addition to scaling from monolithic through 3D ICs. Through analytical co-optimization with the X ilinx V ivado® Design Suite, the UltraScale architecture provides massive routing capacity while intelligently resolving typical bottlenecks in ways never before possible. This design synergy achieves greater than 90% utilization with no performance degradation.

  Some of the UltraScale architecture breakthroughs include:

  • Strategic placement (virtually anywhere on the die) of ASIC-like system clocks, reducing clock skew by up to 50%

   • Latency-producing pipelining is virtually unnecessary in systems with massively parallel bus architecture, increasing system speed and capability

  • Potential timing-closure problems and interconnect bottlenecks are eliminated, even in systems requiring 90% or more resource utilization

  • 3D IC integration makes it possible to build larger devices one process generation ahead of the current industr y standard

   • Greatly increased system performance, including multi-gigabit serial transceivers, I/O, and memor y bandwidth is available within even smaller system power budgets

  • Greatly enhanced DSP and packet handling

  The Xilinx UltraScale architecture opens up whole new dimensions for designers of ultra-high-capacity solutions.

相 關(guān) 資 源

主站蜘蛛池模板: 乐清市| 陇川县| 莒南县| 巴彦淖尔市| 通榆县| 龙川县| 锦州市| 英超| 石台县| 寻甸| 视频| 琼海市| 织金县| 赣州市| 阳城县| 安义县| 库车县| 达孜县| 岳普湖县| 南川市| 东丰县| 抚远县| 保康县| 会泽县| 公主岭市| 犍为县| 云浮市| 雷波县| 东乡| 新竹市| 黔南| 夏津县| 伊吾县| 永嘉县| 庆云县| 邵武市| 武鸣县| 原阳县| 乐都县| 水城县| 永寿县|