蜜桃麻豆www久久国产精品,日韩成人中文字幕,亚洲精品xxxx

V-BY-ONE

Rf And Microwave Power Amplifier Design（2005）

The main objective of this book is to present all the relevant informationrequired for RF and micro-wave power amplifier design includingwell-known and novel theoretical approaches and practical design techniquesas well as to suggest optimum design approaches effectively combininganalytical calculations and computer-aided design. This bookcan also be very useful for lecturing to promote the analytical way ofthinking with practical verification by making a bridge between theoryand practice of RF and microwave engineering. As it often happens, anew result is the well-forgotten old one. Therefore, the demonstrationof not only new results based on new technologies or circuit schematicsis given, but some sufficiently old ideas or approaches are also introduced,that could be very useful in modern practice or could contributeto appearance of new ideas or schematic techniques.

標簽： Amplifier Microwave Design Power

上傳時間： 2013-12-22

上傳用戶：vodssv
快速跳頻通信系統同步技術研究

同步技術是跳頻通信系統的關鍵技術之一，尤其是在快速跳頻通信系統中，常規跳頻通信通過同步字頭攜帶相關碼的方法來實現同步，但對于快跳頻來說，由于是一跳或者多跳傳輸一個調制符號，難以攜帶相關碼。對此引入雙跳頻圖案方法，提出了一種適用于快速跳頻通信系統的同步方案。采用短碼攜帶同步信息，克服了快速跳頻難以攜帶相關碼的困難。分析了同步性能，仿真結果表明該方案同步時間短、虛警概率低、捕獲概率高，同步性能可靠。 Abstract: Synchronization is one of the key techniques to frequency-hopping communication system， especially in the fast frequency hopping communication system. In conventional frequency hopping communication systems， synchronization can be achieved by synchronization-head which can be used to carry the synchronization information， but for the fast frequency hopping， Because modulation symbol is transmitted by per hop or multi-hop， it is difficult to carry the correlation code. For the limitation of fast frequency hopping in carrying correlation code， a fast frequency-hopping synchronization scheme with two hopping patterns is proposed. The synchronization information is carried by short code， which overcomes the difficulty of correlation code transmission in fast frequency-hopping. The performance of the scheme is analyzed， and simulation results show that the scheme has the advantages of shorter synchronization time， lower probability of false alarm， higher probability of capture and more reliable of synchronization.

標簽： 快速跳頻同步技術通信系統

上傳時間： 2013-11-23

上傳用戶：mpquest
LPC1300系列產品勘誤數據手冊

On the LPC13xx, programming, erasure and re-programming of the on-chip flash can be performed using In-System Programming (ISP) via the UART serial port, and also, can be performed using In-Application Programming (IAP) calls directed by the end-user code. For In-System Programming (ISP) via the UART serial port, the ISP command handler (resides in the bootloader) allows erasure of one or more sector (s) of the on-chip flash memory.

標簽： 1300 LPC 勘誤數據手冊

上傳時間： 2013-12-13

上傳用戶：lmq0059
LPC315x系列ARM微控制器用戶手冊

The NXP LPC315x combine an 180 MHz ARM926EJ-S CPU core, High-speed USB 2.0OTG, 192 KB SRAM, NAND flash controller, flexible external bus interface, an integratedaudio codec, Li-ion charger, Real-Time Clock (RTC), and a myriad of serial and parallelinterfaces in a single chip targeted at consumer, industrial, medical, and communicationmarkets. To optimize system power consumption, the LPC315x have multiple powerdomains and a very flexible Clock Generation Unit (CGU) that provides dynamic clockgating and scaling.The LPC315x is implemented as multi-chip module with two side-by-side dies, one fordigital fuctions and one for analog functions, which include a Power Supply Unit (PSU),audio codec, RTC, and Li-ion battery charger.

標簽： 315x LPC 315 ARM

上傳時間： 2014-01-17

上傳用戶：Altman
MAX338/MAX339的英文數據手冊

　　本軟件是關于MAX338, MAX339的英文數據手冊：MAX338, MAX339 8通道/雙4通道、低泄漏、CMOS模擬多路復用器　　The MAX338/MAX339 are monolithic, CMOS analog multiplexers (muxes). The 8-channel MAX338 is designed to connect one of eight inputs to a common output by control of a 3-bit binary address. The dual, 4-channel MAX339 is designed to connect one of four inputs to a common output by control of a 2-bit binary address. Both devices can be used as either a mux or a demux. On-resistance is 400Ω max, and the devices conduct current equally well in both directions. 　　These muxes feature extremely low off leakages (less than 20pA at +25°C), and extremely low on-channel leakages (less than 50pA at +25°C). The new design offers guaranteed low charge injection (1.5pC typ) and electrostatic discharge (ESD) protection greater than 2000V, per method 3015.7. These improved muxes are pin-compatible upgrades for the industry-standard DG508A and DG509A. For similar Maxim devices with lower leakage and charge injection but higher on-resistance, see the MAX328 and MAX329.

標簽： MAX 338 339 英文

上傳時間： 2013-11-12

上傳用戶：18711024007
基于（英蓓特）STM32V100的串口程序

This example provides a description of how to use the USART with hardware flowcontrol and communicate with the Hyperterminal.First, the USART2 sends the TxBuffer to the hyperterminal and still waiting fora string from the hyperterminal that you must enter which must end by '\r'character (keypad ENTER button). Each byte received is retransmitted to theHyperterminal. The string that you have entered is stored in the RxBuffer array. The receivebuffer have a RxBufferSize bytes as maximum. The USART2 is configured as follow: - BaudRate = 115200 baud - Word Length = 8 Bits - One Stop Bit - No parity - Hardware flow control enabled (RTS and CTS signals) - Receive and transmit enabled - USART Clock disabled - USART CPOL: Clock is active low - USART CPHA: Data is captured on the second edge - USART LastBit: The clock pulse of the last data bit is not output to the SCLK pin

標簽： V100 STM 100 32V

上傳時間： 2013-10-31

上傳用戶：yy_cn
SF-CY3 FPGA套件開發指南Ver6.00 （by特權同學）

SF-CY3 FPGA套件開發指南Ver6.00 （by特權同學）

標簽： SF-CY FPGA 6.00 Ver

上傳時間： 2014-01-25

上傳用戶：ewtrwrtwe
Arria V系列 FPGA芯片白皮書（英文）

　　Arria V系列 FPGA芯片基本描述　　（1）28nm FPGA，在成本、功耗和性能上達到均衡；　　（2）包括低功耗6G和10G串行收發器；　　（3）總功耗比6G Arria II FPGA低40%；　　（4）豐富的硬核IP模塊，提高了集成度　　（5）目前市場上支持10.3125Gbps收發器技術、功耗最低的中端FPGA。

標簽： Arria FPGA V系列芯片

上傳時間： 2013-10-21

上傳用戶：lht618
Altera公司 Cyclone V 28nm FPGA功耗優勢

Cyclone V FPGA功耗優勢：采用低功耗28nm FPGA活的最低系統功耗（英文資料）

標簽： Cyclone Altera FPGA 28

上傳時間： 2015-01-01

上傳用戶：xauthu
Cyclone V FPGA：采用低功耗28nm FPGA減少總系統成本

本文主要介紹Cyclone V FPGA的一個很明顯的特性，也可以說是一個很大的優勢，即：采用低功耗28nm FPGA減少總系統成本

標簽： FPGA Cyclone 28 nm

上傳時間： 2013-11-11

上傳用戶：aeiouetla