Abstract: There are many things to consider WHEN designing a power supply for a field-programmablegate array (FPGA). These include (but are not limited to) the high number of voltage rails, and thediffering requirements for both sequencing/tracking and the voltage ripple limits. This application noteexplains these and other power-supply considerations that an engineer must think through WHENdesigning a power supply for an FPGA.
上傳時間： 2013-11-10
上傳用戶：iswlkje
多遠程二極管溫度傳感器-Design Considerations for pc thermal management Multiple RDTS (remote diode temperature sensing) provides the most accurate method of sensing an IC’s junction temperature. It overcomes thermal gradient and placement issues encountered WHEN trying to place external sensors. PCB component count decreases WHEN using a device that provides multiple inputs.Better temperature sensing improves product performance and reliability. Disk drive data integrity suffers at elevated temperatures. IBM published an article stating that a 5°C rise in operating temperature causes a 15% increase in the drive’s failure rate. The overall performance of a system can be improved by providing a more accurate temperature measurement of the most critical devices allowing them to run just a few degrees hotter.The LM83 directly senses its own temperature and the temperature of three external PN junctions. One is dedicated to the CPU of choice, the other two go to other parts of your system that need thermal monitoring such as the disk drive or graphics chip. The SMBus-compatible LM83 supports SMBus timeout and logic levels. The LM83 has two interrupt outputs; one for user-programmable limits and WATCHDOG capability (INT), the other is a Critical Temperature Alarm output (T_CRIT_A) for system power supply shutdown.
標簽： Considerat Design 遠程 二極管
上傳時間： 2014-12-21
上傳用戶：ljd123456
The NCV7356 is a physical layer device for a single wire data linkcapable of operating with various Carrier Sense Multiple Accesswith Collision Resolution (CSMA/CR) protocols such as the BoschController Area Network (CAN) version 2.0. This serial data linknetwork is intended for use in applications where high data rate is notrequired and a lower data rate can achieve cost reductions in both thephysical media components and in the microprocessor and/ordedicated logic devices which use the network.The network shall be able to operate in either the normal data ratemode or a high-speed data download mode for assembly line andservice data transfer operations. The high-speed mode is onlyintended to be operational WHEN the bus is attached to an off-boardservice node. This node shall provide temporary bus electrical loadswhich facilitate higher speed operation. Such temporary loads shouldbe removed WHEN not performing download operations.The bit rate for normal communications is typically 33 kbit/s, forhigh-speed transmissions like described above a typical bit rate of83 kbit/s is recommended. The NCV7356 features undervoltagelockout, timeout for faulty blocked input signals, output blankingtime in case of bus ringing and a very low sleep mode current.
上傳時間： 2013-10-24
上傳用戶：s藍莓汁
The LPC2292/2294 microcontrollers are based on a 16/32-bit ARM7TDMI-S CPU with real-time emulation and embedded trace support, together with 256 kB of embedded high-speed flash memory. A 128-bit wide memory interface and a unique accelerator architecture enable 32-bit code execution at the maximum clock rate. For critical code size applications, the alternative 16-bit Thumb mode reduces code by more than 30 pct with minimal performance penalty. With their 144-pin package, low power consumption, various 32-bit timers, 8-channel 10-bit ADC, 2/4 (LPC2294) advanced CAN channels, PWM channels and up to nine external interrupt pins these microcontrollers are particularly suitable for automotive and industrial control applications as well as medical systems and fault-tolerant maintenance buses. The number of available fast GPIOs ranges from 76 (with external memory) through 112 (single-chip). With a wide range of additional serial communications interfaces, they are also suited for communication gateways and protocol converters as well as many other general-purpose applications. Remark: Throughout the data sheet, the term LPC2292/2294 will apply to devices with and without the /00 or /01 suffix. The suffixes /00 and /01 will be used to differentiate from other devices only WHEN necessary.
上傳時間： 2014-12-30
上傳用戶：aysyzxzm
WHEN I started writing the first edition of RF Power Amplifiers for Wireless Communications,some time back in 1997, it seemed that I was roaming a largely uninhabitedlandscape. For reasons still not clear to me there were few, if any, otherbooks dedicated to the subject of RF power amplifiers. Right at the same time, however,hundreds of engineers were being assigned projects to design PAs for wirelesscommunications products. It was not, therefore, especially difficult to be successfulwith a book that was fortuitously at the right place and the right time.
標簽： Communications Amplifiers Wireless Edition
上傳時間： 2013-11-12
上傳用戶：YYRR
Abstract: High-speed and low-speed data converters serve critical functions in modern broadband mobile radios. This application note outlines how todetermine high-speed data converter performance requirements in baseband sampling radio architectures. Also, system partition strategies andadvantages are outlined WHEN considering a high-speed analog front-end (AFE) solution.
上傳時間： 2013-11-02
上傳用戶：jjj0202
Abstract: WHEN people want portable music, they usually rely on battery-powered audio devices. With a bit of engineeringblood (or curiosity) running in your veins, it is not difficult to build a wireless Bluetooth® stereo audio system that can becontrolled with any device that has a Bluetooth connection and a music player
上傳時間： 2013-10-09
上傳用戶：天空說我在
ZigBee技術是一種應用于短距離范圍內，低傳輸數據速率下的各種電子設備之間的無線通信技術。ZigBee名字來源于蜂群使用的賴以生存和發展的通信方式，蜜蜂通過跳ZigZag形狀的舞蹈來通知發現的新食物源的位置、距離和方向等信息，以此作為新一代無線通訊技術的名稱。ZigBee過去又稱為“HomeRF Lite”、“RF-EasyLink”或“FireFly”無線電技術，目前統一稱為ZigBee技術。 2、ZigBee技術的特點 自從馬可尼發明無線電以來，無線通信技術一直向著不斷提高數據速率和傳輸距離的方向發展。例如：廣域網范圍內的第三代移動通信網絡（3G）目的在于提供多媒體無線服務，局域網范圍內的標準從IEEE802.11的1Mbit/s到IEEE802.11g的54Mbit/s的數據速率。而當前得到廣泛研究的ZigBee技術則致力于提供一種廉價的固定、便攜或者移動設備使用的極低復雜度、成本和功耗的低速率無線通信技術。這種無線通信技術具有如下特點： 功耗低：工作模式情況下，ZigBee技術傳輸速率低，傳輸數據量很小，因此信號的收發時間很短，其次在非工作模式時，ZigBee節點處于休眠模式。設備搜索時延一般為30ms，休眠激活時延為15ms，活動設備信道接入時延為15ms。由于工作時間較短、收發信息功耗較低且采用了休眠模式，使得ZigBee節點非常省電，ZigBee節點的電池工作時間可以長達6個月到2年左右。同時，由于電池時間取決于很多因素，例如：電池種類、容量和應用場合，ZigBee技術在協議上對電池使用也作了優化。對于典型應用，堿性電池可以使用數年，對于某些工作時間和總時間（工作時間+休眠時間）之比小于1%的情況，電池的壽命甚至可以超過10年。 數據傳輸可靠：ZigBee的媒體接入控制層（MAC層）采用talk-WHEN-ready的碰撞避免機制。在這種完全確認的數據傳輸機制下，當有數據傳送需求時則立刻傳送，發送的每個數據包都必須等待接收方的確認信息，并進行確認信息回復，若沒有得到確認信息的回復就表示發生了碰撞，將再傳一次，采用這種方法可以提高系統信息傳輸的可靠性。同時為需要固定帶寬的通信業務預留了專用時隙，避免了發送數據時的競爭和沖突。同時ZigBee針對時延敏感的應用做了優化，通信時延和休眠狀態激活的時延都非常短。 網絡容量大：ZigBee低速率、低功耗和短距離傳輸的特點使它非常適宜支持簡單器件。ZigBee定義了兩種器件：全功能器件（FFD）和簡化功能器件（RFD）。對全功能器件，要求它支持所有的49個基本參數。而對簡化功能器件，在最小配置時只要求它支持38個基本參數。一個全功能器件可以與簡化功能器件和其他全功能器件通話，可以按3種方式工作，分別為：個域網協調器、協調器或器件。而簡化功能器件只能與全功能器件通話，僅用于非常簡單的應用。一個ZigBee的網絡最多包括有255個ZigBee網路節點，其中一個是主控（Master）設備，其余則是從屬（Slave）設備。若是通過網絡協調器（Network Coordinator），整個網絡最多可以支持超過64000個ZigBee網路節點，再加上各個Network Coordinator可互相連接，整個ZigBee網絡節點的數目將十分可觀。 兼容性：ZigBee技術與現有的控制網絡標準無縫集成。通過網絡協調器（Coordinator）自動建立網絡，采用載波偵聽/沖突檢測（CSMA-CA）方式進行信道接入。為了可靠傳遞，還提供全握手協議。
標簽： zigbee
上傳時間： 2013-11-24
上傳用戶：siguazgb
This is the second half of our Transistor Circuits e-book. It contains a further 100 circuits, with many of them containing one or more Integrated Circuits (ICs).It's amazing what you can do with transistors but WHEN Integrated Circuits came along, the whole field of electronics exploded.
上傳時間： 2013-11-08
上傳用戶：603100257
This example shows how to update at regulate period the WWDG counter using theEarly Wakeup interrupt (EWI). The WWDG timeout is set to 262ms, refresh window set to 41h and the EWI isenabled. WHEN the WWDG counter reaches 40h the EWI is generated and in the WWDGISR the counter is refreshed to prevent a WWDG reset and led connected to PC.07is toggled.The EXTI line9 is connected to PB.09 pin and configured to generate an interrupton falling edge.In the NVIC, EXTI line9 to 5 interrupt vector is enabled with priority equal to 0and the WWDG interrupt vector is enabled with priority equal to 1 (EXTI IT > WWDG IT). The EXTI Line9 will be used to simulate a software failure: once the EXTI line9event occurs (by pressing Key push-button on EVAL board) the correspondent interruptis served, in the ISR the led connected to PC.07 is turned off and the EXTI line9pending bit is not cleared. So the CPU will execute indefinitely EXTI line9 ISR andthe WWDG ISR will never be entered(WWDG counter not updated). As result, WHEN theWWDG counter falls to 3Fh the WWDG reset occurs.If the EXTI line9 event don抰 occurs the WWDG counter is indefinitely refreshed inthe WWDG ISR which prevent from WWDG reset. If the WWDG reset is generated, after resuming from reset a led connected to PC.06is turned on. In this example the system is clocked by the HSE(8MHz).
上傳時間： 2013-11-11
上傳用戶：gundamwzc
