一共有三種方式來發送和接收SMS信息：Block Mode, Text Mode和PDU Mode。其中PDU Mode被所有手機支持，可以使用任何字符集，這也是手機默認的編碼方式。其中又分7bit-160，8bit-140，16bit-70的方式，我們中文用16bit70的方式。
上傳時間： 2014-12-06
上傳用戶：bakdesec
Linux那些事兒之我是Block層，對于block層的一些通俗解釋
標簽： linux
上傳時間： 2015-12-06
上傳用戶：qiubingfu
在深入了解Flash存儲器的基礎上，采用單片機自動檢測存儲器無效塊。主要通過讀取每一塊的第1、第2頁內容，判斷該塊的好壞，并給出具體的實現過程，以及部分關鍵的電路原理圖和C語言程序代碼。該設計最終實現單片機自動檢測Flash壞塊的功能，并通過讀取ID號檢測Flash的性能，同時該設計能夠存儲和讀取1GB數據。 Abstract: On the basis of in-depth understanding the Flash chips，this paper designs a new program which using the SCM to detect the invalid block.Mainly through reading the data of the first and second page to detect the invalid block.Specific implementation procedure was given,and the key circuit schematic diagram and C language program code was introduced.This design achieved the function of using the MCU checks the invalid block finally，and increased the function by reading the ID number of Flash to get the performance of the memory.And the design also can write and read1GB data
上傳時間： 2013-10-25
上傳用戶：taozhihua1314
介紹了電力操作電源與智能電池巡檢系統的特點，給出了一種基于超低功耗單片機MSP430 F149針對中小型變電站自動化運行的專用設備的基本設計原理及實現方法，最后給出了詳細硬件構成和軟件實現。該系統能滿足中小型變電站安全、可靠、自動運行的要求，并通過與上位機的串行通信實現變電站的遠程管理和控制。 Abstract: The characters of the intelligent battery data logging system of the electric operation power are introduced.The basic design principle and the implemented methods of the special equipment which only designed for the middle or small transformer substation based on MSP430F149 are prescribed. Finally, the hardware block diagram and the software flow chart are also given. The function that the system finally needs to realize can basically meet with the middle or small transformer substation’s satisfy, reliably,and automatic running.And it can also realize the transformer substation long-distance management and control by serial communicating with the host computer.
上傳時間： 2013-11-25
上傳用戶：黃華強
The ISO7220 and ISO7221 are dual-channel digital isolators. To facilitate PCB layout, the channels are orientedin the same direction in the ISO7220 and in opposite directions in the ISO7221. These devices have a logic inputand output buffer separated by TI’s silicon-dioxide (SiO2) isolation barrier, providing galvanic isolation of up to4000 V. Used in conjunction with isolated power supplies, these devices block high voltage, isolate grounds, andprevent noise currents on a data bus or other circuits from entering the local ground and interfering with ordamaging sensitive circuitry.
上傳時間： 2013-10-24
上傳用戶：hbsunhui
This application note covers the design considerations of a system using the performance features of the LogiCORE™ IP Advanced eXtensible Interface (AXI) Interconnect core. The design focuses on high system throughput through the AXI Interconnect core with F MAX and area optimizations in certain portions of the design. The design uses five AXI video direct memory access (VDMA) engines to simultaneously move 10 streams (five transmit video streams and five receive video streams), each in 1920 x 1080p format, 60 Hz refresh rate, and up to 32 data bits per pixel. Each VDMA is driven from a video test pattern generator (TPG) with a video timing controller (VTC) block to set up the necessary video timing signals. Data read by each AXI VDMA is sent to a common on-screen display (OSD) core capable of multiplexing or overlaying multiple video streams to a single output video stream. The output of the OSD core drives the DVI video display interface on the board. Performance monitor blocks are added to capture performance data. All 10 video streams moved by the AXI VDMA blocks are buffered through a shared DDR3 SDRAM memory and are controlled by a MicroBlaze™ processor. The reference system is targeted for the Virtex-6 XC6VLX240TFF1156-1 FPGA on the Xilinx® ML605 Rev D evaluation board
上傳時間： 2013-11-14
上傳用戶：fdmpy
This application note covers the design considerations of a system using the performance features of the LogiCORE™ IP Advanced eXtensible Interface (AXI) Interconnect core. The design focuses on high system throughput through the AXI Interconnect core with F MAX and area optimizations in certain portions of the design. The design uses five AXI video direct memory access (VDMA) engines to simultaneously move 10 streams (five transmit video streams and five receive video streams), each in 1920 x 1080p format, 60 Hz refresh rate, and up to 32 data bits per pixel. Each VDMA is driven from a video test pattern generator (TPG) with a video timing controller (VTC) block to set up the necessary video timing signals. Data read by each AXI VDMA is sent to a common on-screen display (OSD) core capable of multiplexing or overlaying multiple video streams to a single output video stream. The output of the OSD core drives the DVI video display interface on the board. Performance monitor blocks are added to capture performance data. All 10 video streams moved by the AXI VDMA blocks are buffered through a shared DDR3 SDRAM memory and are controlled by a MicroBlaze™ processor. The reference system is targeted for the Virtex-6 XC6VLX240TFF1156-1 FPGA on the Xilinx® ML605 Rev D evaluation board
上傳時間： 2013-11-23
上傳用戶：shen_dafa
This an adaptive receiver for a direct-sequence spread spectrum (DS-SS) system over an AWGN channel. The adaptive receiver block is modified from the LMS adaptive filter block in DSP Blockset. For DS-SS signal reception, the adaptive filter needs to have multi-rate operation. The input sample rate is equal to chip rate and the output is at symbol rate. Two rates are related by PG, processing gain
標簽： direct-sequence adaptive receiver spectrum
上傳時間： 2014-01-16
上傳用戶：D&L37
IDEA v2.2 IDEA encryption for dos. IDEA stands for International Data Encryption Algorithm it was invented by Xuejia Lai and James Massey in Switzerland its a private key block algorithm, and is thought to be very secure.
標簽： IDEA International Encryption encryption
上傳時間： 2013-12-18
上傳用戶：gxf2016
// -*- Mode: Verilog -*- // Filename : wb_master.v // Description : Wishbone Master Behavorial // Author : Winefred Washington // Created On : 2002 12 24 // Last Modified By: . // Last Modified On: . // Update Count : 0 // Status : Unknown, Use with caution! // Description Specification // General Description: 8, 16, 32-bit WISHBONE Master // Supported cycles: MASTER, READ/WRITE // MASTER, BLOCK READ/WRITE // MASTER, RMW // Data port, size: 8, 16, 32-bit // Data port, granularity 8-bit // Data port, Max. operand size 32-bit // Data transfer ordering: little endian // Data transfer sequencing: undefined
標簽： Description Behavorial wb_master Filename
上傳時間： 2014-07-11
上傳用戶：zhanditian
