針對使用硬件描述語言進行設(shè)計存在的問題，提出一種基于FPGA并采用DSP builder作為設(shè)計工具的數(shù)字信號處理器設(shè)計方法。并按照Matlab/Simulink/DSP builder/QuartusⅡ設(shè)計流程，設(shè)計了一個12階FIR 低通數(shù)字濾波器，通過Quartus 時序仿真及嵌入式邏輯分析儀SignalTapⅡ硬件測試對設(shè)計進行了驗證。結(jié)果表明，所設(shè)計的FIR 濾波器功能正確，性能良好。
Abstract:
Aiming at the problems in designing DSP using HDL，a method of designing DSP based on FPGA which using DSP builder as designed tool is pointed out.A 12-order low-pass FIR digital filter was designed according to the process of Matlab/Simulink/DSP builder/QuartusⅡ, and the design was verified by the timing simulation based on QuartusⅡand practical test based on SignalTapⅡ. The result shows the designed filter is correct in function and good in performance.
標簽：
builder
FPGA
DSP
數(shù)字信號處理器
上傳時間：
2013-11-17
上傳用戶：lo25643
