精品欧美乱码久久久久久,91精品国产99久久久久久红楼 ,希岛爱理一区二区三区

conVersion

基于IR2101最大功率跟蹤逆變器的設計

為解決直流逆變交流的問題，有效地利用能源，讓電源輸出最大功率，設計了高性能的基于IR2101最大功率跟蹤逆變器，并以SPMC75F2413A單片機作為主控制器。高電壓、高速功率的MOSFET或IGBT驅動器IR2101采用高度集成的電平轉換技術，同時上管采用外部自舉電容上電，能夠穩定高效地驅動MOS管。該逆變器可以實現DC/AC的轉換，最大功率點的跟蹤等功能。實際測試結果表明，該逆變器系統具有跟蹤能力強，穩定性高，反應靈敏等特點，該逆變器不僅可應用于普通的電源逆變系統，而且可應用于光伏并網發電的逆變系統，具有廣泛的市場前景。 Abstract: To solve the problem of DC-AC inverter， and to utilize solar energy more efficiently， the design of maximum power point tracking inverter based on IR2101 was achieved with a high-performance， which can make the system output power maximum. SPMC75F2413A was adopted as main controller. IR2101 is a high voltage， high speed power MOSFET and IGBT driver. It adopted highly integrated voltage level transforming technology， and an external bootstrap capacitor was used， which could drive MOS tube efficiently and stably. Many functions are achieved in the system， such as DC/AC conVersion， maximun power point tracking， etc. The actual test result shows that the inverter system has characteristics of strong tracking ability， high stability and reacting quickly. The design can not only be used in ordinary power inverter system， but also be used in photovoltaic power inverter system. The design has certain marketing prospects

標簽： 2101 IR 最大功率跟蹤逆變器

上傳時間： 2013-11-17

上傳用戶：lliuhhui
AVR常用庫函數介紹

目錄： 1. Character Type Functions －字符類型函數 2. Standard C Input/Output Functions －標準輸入輸出函數 3. Standard Library Functions －標準庫和內存分配函數 4. Mathematical Functions －數學函數 5. String Functions －字符串函數 6. BCD conVersion Functions － BCD 轉換函數 7. Memory Access Functions －存儲器訪問函數 8. Delay Functions －延時函數 9. LCD Functions － LCD函數 10. LCD Functions for displays with 4x40 characters － 4×40 字符型LCD函數 11. LCD Functions for displays connected in 8 bit memory mapped mode －以8 位外部存儲器模式接口的LCD顯示函數 12. I2C Bus Functions － I2C 總線函數 13. National Semiconductor LM75 Temperature Sensor Functions － LM75 溫度傳感器函數 14. Dallas Semiconductor DS1621 Thermometer/Thermostat Functions － DS1621 溫度計函數 15. Philips PCF8563 Real Time Clock Functions － PCF8563 實時時鐘函數 16. Philips PCF8583 Real Time Clock Functions － PCF8583 實時時鐘函數 17. Dallas Semiconductor DS1302 Real Time Clock Functions － DS1302 實時時鐘函數 18. Dallas Semiconductor DS1307 Real Time Clock Functions － DS1307 實時時鐘函數 19. 1 Wire Protocol Functions －單線通訊協議函數 20. Dallas Semiconductor DS1820/DS1822 Temperature Sensors Functions － DS1820/1822 溫度傳感器函數 21. SPI Functions － SPI 函數 22. Power Management Functions －電源管理函數 23. Gray Code conVersion Functions －格雷碼轉換函數

標簽： AVR 庫函數

上傳時間： 2013-10-22

上傳用戶：歸海惜雪
基于C8051F020和Zigbee的汽車測試系統設計

以C8051F020為核心處理器，設計無線傳感器網絡數據采集系統。系統采用SZ05-ADV型無線通訊模塊組建Zigbee無線網絡，結合嵌入式系統的軟硬件技術，完成終端節點的8路傳感器信號的數據采集。現場8路信號通過前端處理后，分別送入C8051F020的12位A/D轉換器進行轉換。經過精確處理、存儲后的現場數據，通過Zigbee無線網絡傳送到上位機，系統可達到汽車試驗中無線測試的目的。 Abstract: This paper designs a wireless sensor network system for data acquisition with C8051F020 as core processors.The system used SZ05-ADV wireless communication module，set up a Zigbee wireless network， combined with hardware and software technologies of embedded systems，completed the end-node 8-locale sensor signal data acquisition.Eight locale signals were sent separately into the 12-bit ADC of C8051F020 for conVersion through front treatment.After accurate processing and storage，the locale data was transmitted to the host computer through Zigbee wireless.The system achieves the purpose of wireless testing in vehicle trial.

標簽： C8051F020 Zigbee 汽車測試系統設計

上傳時間： 2013-11-23

上傳用戶：dsgkjgkjg
單片機P0口的片外數據存儲器擴展

單片機作為一種微型計算機，其內部具有一定的存儲單元（8031除外），但由于其內部存儲單元及端口有限，很多情況下難以滿足實際需求。為此介紹一種新的擴展方法，將數據線與地址線合并使用，通過軟件控制的方法實現數據線與地址線功能的分時轉換，數據線不僅用于傳送數據信號，還可作為地址線、控制線，用于傳送地址信號和控制信號，從而實現單片機與存儲器件的有效連接。以單片機片外256KB數據存儲空間的擴展為例，通過該擴展方法，僅用10個I/O端口便可實現，與傳統的擴展方法相比，可節約8個I/O端口。 Abstract: As a micro-computer,the SCM internal memory has a certain units(except8031),but because of its internal storage units and the ports are limited,in many cases it can not meet the actual demand.So we introduced a new extension method,the data line and address lines combined through software-controlled approach to realize the time-conVersion functions of data lines and address lines,so the data lines not only transmited data signals,but also served as address lines and control lines to transmit address signals and control signals,in order to achieve an effective connection of microcontroller and memory chips.Take microcontroller chip with256KB of data storage space expansion as example,through this extension method,with only10I/O ports it was achieved,compared with the traditional extension methods,this method saves8I/O ports.

標簽： 單片機 P0口數據存儲器擴展

上傳時間： 2014-12-26

上傳用戶：adada
基于單片機和FPGA的多功能計數器的設計

以89S52單片機和EP1C6Q240C8型FPGA為控制核心的多功能計數器，是由峰值檢波、A/D轉換、程控放大、比較整形、移相網絡部分組成,可實現測量正弦信號的頻率、周期和相位差的功能。多功能計數器采用等精度的測量方法，可實現頻率為1Hz～10MHz、幅度為0.01～5Vrms的正弦信號的精確測頻，以及頻率為10Hz～100kHz、幅度為0.5～5Vrms的正弦信號精確測相。液晶顯示器能夠實時顯示當前信號的頻率、周期和相位差。該多功能計數器精度高，界面友好，實用性強。 Abstract: A multi-function counter，which uses89S52MCU and EP1C6Q240C8FPGA as a control core，consists of peak detector，A/D conVersion，program-controlled amplification，compared shaping and phase-shifting network part.The counter measures the frequency，period and phase of sinusoidal signal.With the equal precision method,the multi-function counter achieves the precise frequency measurement of the sinusoidal signal which its frequency is from1Hz to10MHz，its amplitude is from0.01Vrms to5Vrms，as well as the accurate phase measurement of the sinusoidal signal which its frequency is from10Hz to100kHz，its amplitude is from0.5Vrms to5Vrms.The LCD monitor real-time displays the frequency，period and phase difference of current signal.The multi-function counter features high precision，friendly interface，and strong practical.

標簽： FPGA 單片機多功能計數器

上傳時間： 2013-11-15

上傳用戶：gy592333
ADS1110與AT89C51單片機系統的接口電路設計

針對51單片機系統中常用的A/D轉換器價格高、精度低的缺點，介紹TI公司的16 位的帶有I2C串行接口的A/D轉換器ADS1110的工作原理，給出ADS1110與AT89C51單片機系統的接口電路和軟件設計。實踐證明，ADS1110具有高性價比和實用性。 Abstract: According to the disadvantages of high expense and low accuracy of the general A/D converter used in MCS51 microchip system,the principle and working process of a high accuracy 16-bit A/D conVersion ADS1110 which has I2C bus and belongs to TI Company are proposed here as well as the interface of ADS1110 to AT89C51 and software list.It is proved to be high performance index and practicability.

標簽： 1110 ADS 89C C51

上傳時間： 2013-11-21

上傳用戶：gyq
基于ATmega168的ADC按鍵設計

利用Atmel公司的ATmega168微處理器，采用A/D轉換方式來實現按摩椅控制器的鍵盤接口，通過在硬件電路中巧妙地選擇電阻，在軟件設計中采用數字濾波、二分法和區間鑒定等方法，靈敏可靠地實現了按摩椅中30個按鍵的處理。給出了硬件電路設計和軟件設計思想以及部分匯編代碼。 Abstract: This paper chooses A/D conVersion method to realize the keyboard interface of the controller by using ATmega168 microchip from Atmel Company.It accomplishes 30-key dealing sensitively and reliably in massage chair through skillfully selecting resistors in hardware circuit and using digital filter,dichotomy and area-judging method in software design.The hardware design circuit, software design idea and partly assembles code are presented mainly.

標簽： ATmega 168 ADC 按鍵

上傳時間： 2014-01-10

上傳用戶：咔樂塢
ADC Oversampling Techniques fo

Luminary Micro provides an analog-to-digital converter (ADC) module on some members of theStellaris microcontroller family. The hardware resolution of the ADC is 10 bits; however, due to noiseand other accuracy-diminishing factors, the true accuracy is less than 10 bits. This application noteprovides a software-based oversampling technique, resulting in an improved Effective Number OfBits (ENOB) in the conVersion result. This document describes methods of oversampling an inputsignal, and the impact on precision and overall system performance.

標簽： Oversampling Techniques ADC fo

上傳時間： 2013-12-17

上傳用戶：zhyiroy
DS1820 C51 子程序 (一線數據傳輸)

//芯片資料請到www.elecfans.com查找 //DS1820 C51 子程序//這里以11.0592M晶體為例，不同的晶體速度可能需要調整延時的時間//sbit DQ =P2^1;//根據實際情況定義端口 typedef unsigned char byte;typedef unsigned int word; //延時void delay(word useconds){ for(;useconds>0;useconds--);} //復位byte ow_reset(void){ byte presence; DQ = 0; //pull DQ line low delay(29); // leave it low for 480us DQ = 1; // allow line to return high delay(3); // wait for presence presence = DQ; // get presence signal delay(25); // wait for end of timeslot return(presence); // presence signal returned} // 0=presence, 1 = no part //從 1-wire 總線上讀取一個字節byte read_byte(void){ byte i; byte value = 0; for (i=8;i>0;i--) { value>>=1; DQ = 0; // pull DQ low to start timeslot DQ = 1; // then return high delay(1); //for (i=0; i<3; i++); if(DQ)value|=0x80; delay(6); // wait for rest of timeslot } return(value);} //向 1-WIRE 總線上寫一個字節void write_byte(char val){ byte i; for (i=8; i>0; i--) // writes byte, one bit at a time { DQ = 0; // pull DQ low to start timeslot DQ = val&0x01; delay(5); // hold value for remainder of timeslot DQ = 1; val=val/2; } delay(5);} //讀取溫度char Read_Temperature(void){ union{ byte c[2]; int x; }temp; ow_reset(); write_byte(0xCC); // Skip ROM write_byte(0xBE); // Read Scratch Pad temp.c[1]=read_byte(); temp.c[0]=read_byte(); ow_reset(); write_byte(0xCC); //Skip ROM write_byte(0x44); // Start conVersion return temp.x/2;}

標簽： 1820 C51 DS 程序

上傳時間： 2013-11-03

上傳用戶：hongmo
基于CPLD的QDPSK調制解調電路設計

為了在CDMA系統中更好地應用QDPSK數字調制方式，在分析四相相對移相（QDPSK)信號調制解調原理的基礎上，設計了一種QDPSK調制解調電路，它包括串并轉換、差分編碼、四相載波產生和選相、相干解調、差分譯碼和并串轉換電路。在MAX+PLUSⅡ軟件平臺上，進行了編譯和波形仿真。綜合后下載到復雜可編程邏輯器件EPM7128SLC84-15中，測試結果表明，調制電路能正確選相，解調電路輸出數據與QDPSK調制輸入數據完全一致，達到了預期的設計要求。 Abstract: In order to realize the better application of digital modulation mode QDPSK in the CDMA system， a sort of QDPSK modulation-demodulation circuit was designed based on the analysis of QDPSK signal modulation-demodulation principles. It included serial/parallel conVersion circuit, differential encoding circuit, four-phase carrier wave produced and phase chosen circuit, coherent demodulation circuit, difference decoding circuit and parallel/serial conVersion circuit. And it was compiled and simulated on the MAX+PLUSⅡ software platform,and downloaded into the CPLD of EPM7128SLC84-15.The test result shows that the modulation circuit can exactly choose the phase，and the output data of the demodulator circuit is the same as the input data of the QDPSK modulate. The circuit achieves the prospective requirement of the design.

標簽： QDPSK CPLD 調制解調電路設計

上傳時間： 2014-01-13

上傳用戶：qoovoop

<acronym id="uousu"></acronym>