-
The information in this specification is subject to change without notice.Use of this specification for product design requires an executed license agreement from the CompactFlashAssociation.The CompactFlash Association shall not be liable for technical or editorial errors or omissions contained herein; norfor incidental or consequential damages resulting from the furnishing, performance, or use of this material.All parts of the CompactFlash Specification are protected by copyright law and all rights are reserved. Thisdocumentation may not, in whole or in part, be copied, photocopied, reproduced, translated, or reduced to anyelectronic medium or machine readable form without prior consent, in writing, from the CompactFlash Association.The CFA logo is a trademark of the CompactFlash Association.Product names mentioned herein are for identification purposes only and may be trademarks and/or registeredtrademarks of their respective companies.© 1998-99, CompactFlash Association. All rights reserved.
標簽：
技術資料
上傳時間：
2013-10-08
上傳用戶：stewart·
-
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
---- Uncomment the following library declaration if instantiating
---- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity counter is
Port ( clk : in std_logic;
resetn : in std_logic;
dout : out std_logic_vector(7 downto 0);
lcd_en : out std_logic;
lcd_rs : out std_logic;
lcd_rw : out std_logic);
end counter;
標簽：
lcd
計數顯示
程序
上傳時間：
2013-10-30
上傳用戶：wqxstar
-
This white paper discusses how market trends, the need for increased productivity, and new legislation have
accelerated the use of safety systems in industrial machinery. This TÜV-qualified FPGA design methodology is
changing the paradigms of safety designs and will greatly reduce development effort, system complexity, and time to
market. This allows FPGA users to design their own customized safety controllers and provides a significant
competitive advantage over traditional microcontroller or ASIC-based designs.
Introduction
The basic motivation of deploying functional safety systems is to ensure safe operation as well as safe behavior in
cases of failure. Examples of functional safety systems include train brakes, proximity sensors for hazardous areas
around machines such as fast-moving robots, and distributed control systems in process automation equipment such
as those used in petrochemical plants.
The International Electrotechnical Commission’s standard, IEC 61508: “Functional safety of
electrical/electronic/programmable electronic safety-related systems,” is understood as the standard for designing
safety systems for electrical, electronic, and programmable electronic (E/E/PE) equipment. This standard was
developed in the mid-1980s and has been revised several times to cover the technical advances in various industries.
In addition, derivative standards have been developed for specific markets and applications that prescribe the
particular requirements on functional safety systems in these industry applications. Example applications include
process automation (IEC 61511), machine automation (IEC 62061), transportation (railway EN 50128), medical (IEC
62304), automotive (ISO 26262), power generation, distribution, and transportation.
圖Figure 1. Local Safety System
標簽：
FPGA
安全系統
上傳時間：
2013-11-14
上傳用戶：zoudejile
-
Most designers wish to utilize as much of a device as possible in order to enhance the overallproduct performance, or extend a feature set. As a design grows, inevitably it will exceed thearchitectural limitations of the device. Exactly why a design does not fit can sometimes bedifficult to determine. Programmable logic devices can be configured in almost an infinitenumber of ways. The same design may fit when you use certain implementation switches, andfail to fit when using other switches. This application note attempts to clarify the CPLD softwareimplementation (CPLDFit) options, as well as discuss implementation tips in CoolRunnerTM-IIdesigns in order to maximize CPLD utilization.
標簽：
XAPP
CPLD
444
配件
上傳時間：
2014-01-11
上傳用戶：a471778
-
各種功能的計數器實例（VHDL源代碼）:ENTITY counters IS
PORT
(
d : IN INTEGER RANGE 0 TO 255;
clk : IN BIT;
clear : IN BIT;
ld : IN BIT;
enable : IN BIT;
up_down : IN BIT;
qa : OUT INTEGER RANGE 0 TO 255;
qb : OUT INTEGER RANGE 0 TO 255;
qc : OUT INTEGER RANGE 0 TO 255;
qd : OUT INTEGER RANGE 0 TO 255;
qe : OUT INTEGER RANGE 0 TO 255;
qf : OUT INTEGER RANGE 0 TO 255;
qg : OUT INTEGER RANGE 0 TO 255;
qh : OUT INTEGER RANGE 0 TO 255;
qi : OUT INTEGER RANGE 0 TO 255;
標簽：
VHDL
計數器
源代碼
上傳時間：
2013-10-09
上傳用戶：松毓336
-
Frequently, voltage reference stability and noise defi nemeasurement limits in instrumentation systems. In particular,reference noise often sets stable resolution limits.Reference voltages have decreased with the continuingdrop in system power supply voltages, making referencenoise increasingly important. The compressed signalprocessing range mandates a commensurate reductionin reference noise to maintain resolution. Noise ultimatelytranslates into quantization uncertainty in A to D converters,introducing jitter in applications such as scales, inertialnavigation systems, infrared thermography, DVMs andmedical imaging apparatus. A new low voltage reference,the LTC6655, has only 0.3ppm (775nV) noise at 2.5VOUT.Figure 1 lists salient specifi cations in tabular form. Accuracyand temperature coeffi cient are characteristic ofhigh grade, low voltage references. 0.1Hz to 10Hz noise,particularly noteworthy, is unequalled by any low voltageelectronic reference.
標簽：
低噪聲
電壓基準
噪聲測量
上傳時間：
2013-10-30
上傳用戶：wxhwjf
-
*** *** *** *** *** *** *** *** *** *** *** *** ***
*** *** *** *** *** ** RELEASE NOTES *** *** *** *** *****
*** *** *** *** *** *** *** *** *** *** *** *** ***
1) RELEASE NOTES:
--- --- ----
The release notes are now provided in PDF format in the file:
\SOFTWARE\uCOS-II\DOC\RelV251.PDF
2) FEATURES SINCE V2.00:
--- --- --- -----
All the features added since V2.00 are described in the PDF file:
\SOFTWARE\uCOS-II\DOC\NewV251.PDF
3) EVENT FLAGS:
--------------
Event Flags are discussed in AN-1007 (see www.Micrium.com/app_notes.htm)
4) QUICK REFERENCE CHART:
------------------------
A Quick Reference Chart for all the functions in V2.51 is provided in the
following .PDF files:
\SOFTWARE\uCOS-II\DOC\QuickRefChartV251-Color.PDF
Once printed, simply FOLD the page in half and if you have a LAMINATION
machine, you can protect the chart by laminating it.
標簽：
RELEASE
NOTES
上傳時間：
2015-04-06
上傳用戶：zq70996813
-
This project is created using the Keil ARM CA Compiler.
The Logic Analyzer built into the simulator may be used to monitor and display any variable or peripheral I/O register. It is already configured to show the PWM output signal on PORT3.0 and PORT3.1
This ARM Example may be debugged using only the uVision Simulator and your PC--no additional hardware or evaluation boards are required. The Simulator provides cycle-accurate simulation of all on-chip peripherals of the ADuC7000 device series.
You may create various input signals like digital pulses, sine waves, sawtooth waves, and square waves using signal functions which you write in C. Signal functions run in the background in the simulator within timing constraints you configure. In this example, several signal functions are defined in the included Startup_SIM.INI file.
標簽：
the
Analyzer
Compiler
project
上傳時間：
2013-12-19
上傳用戶：Yukiseop
-
ABAQUS is a general purpose finite element analysis program which is widely used to analyses mechanical, structure and civil engineering problems. Abaqus has some special feature for analysing fracture mechanics problems, and therefore it is a main tools for the FE-analysis in the Fracture Group at the Mechanical Engineering at Glasgow Universtity. The software which can transfer
data from Abaqus into a Matlab readable environment has been developed as a part of a research program in Constraint Estimation in Fracture Mechanics. This research program was funded by a grant from the Defence Research Agency through Prof. J. Sumpter.
標簽：
analysis
analyses
general
element
上傳時間：
2015-05-13
上傳用戶：xfbs821
-
good morning,my dear teachers,my dear professors.i am very glad to be here for your interview.my name is song yonghao,i am 22 years old .i come from luoyang,a very beautiful aicent city.my undergratuade period will be accomplished in changan university in july ,2004 and now,i am trying my best for o
標簽：
dear
professors
interview
my
上傳時間：
2015-05-24
上傳用戶：shus521
