k-step ahead predictions determined by simulation of the ％ one-step ahead neural network predictor. For NNARMAX ％ models the residuals are set to zero when calculating the ％ predictions. The predictions are compared to the observed output. ％
標(biāo)簽： ahead predictions determined simulation
上傳時(shí)間： 2016-12-27
上傳用戶：busterman
the threshold is determined and the foreground and background are seperated
標(biāo)簽： determined background foreground the
上傳時(shí)間： 2017-05-08
上傳用戶：gxf2016
PARAFAC Based Blind Estimation Of Possibly Under-determined Convolutive MIMO Systems
標(biāo)簽： Under-determined Convolutive Estimation Possibly
上傳時(shí)間： 2014-01-05
上傳用戶：xyipie
Telecommunication, satellite links and set-top boxes allrequire tuning a high frequency oscillator. The actualtuning element is a varactor diode, a 2-terminal device thatchanges capacitance as a function of reverse bias voltage.1 The oscillator is part of a frequency synthesizingloop, as detailed in Figure 1. A phase locked loop (PLL)compares a divided down representation of the oscillatorwith a frequency reference. The PLL’s output is levelshifted to provide the high voltage necessary to bias thevaractor, which closes a feedback loop by voltage tuningthe oscillator. This loop forces the voltage controlledoscillator (VCO) to operate at a frequency determined bythe frequency reference and the divider’s division ratio.
標(biāo)簽： 開(kāi)關(guān)穩(wěn)壓器 低噪聲 上傳時(shí)間： 2013-12-20
上傳用戶：ABCDE
The PCA9540B is a 1-of-2 bidirectional translating multiplexer, controlled via the I2C-bus.The SCL/SDA upstream pair fans out to two SCx/SDx downstream pairs, or channels.Only one SCx/SDx channel is selected at a time, determined by the contents of theprogrammable control register.
標(biāo)簽： 2channel 9540B 9540 mult
上傳時(shí)間： 2014-12-28
上傳用戶：nshark
The PCA9542A is a 1-of-2 bidirectional translating multiplexer, controlled via the I2C-bus.The SCL/SDA upstream pair fans out to two SCx/SDx downstream pairs, or channels.Only one SCx/SDx channel is selected at a time, determined by the contents of theprogrammable control register. Two interrupt inputs, INT0 and INT1, one for each of theSCx/SDx downstream pairs, are provided. One interrupt output, INT, which acts as anAND of the two interrupt inputs, is provided.
標(biāo)簽： 2channel 9542A 9542 mult
上傳時(shí)間： 2013-12-07
上傳用戶：europa_lin
The PCA9549 provides eight bits of high speed TTL-compatible bus switching controlledby the I2C-bus. The low ON-state resistance of the switch allows connections to be madewith minimal propagation delay. Any individual A to B channel or combination of channelscan be selected via the I2C-bus, determined by the contents of the programmable Controlregister. When the I2C-bus bit is HIGH (logic 1), the switch is on and data can flow fromPort A to Port B, or vice versa. When the I2C-bus bit is LOW (logic 0), the switch is open,creating a high-impedance state between the two ports, which stops the data flow.An active LOW reset input (RESET) allows the PCA9549 to recover from a situationwhere the I2C-bus is stuck in a LOW state. Pulling the RESET pin LOW resets the I2C-busstate machine and causes all the bits to be open, as does the internal power-on resetfunction.
標(biāo)簽： switch Octal 9549 with
上傳時(shí)間： 2014-11-22
上傳用戶：xcy122677
The PCA9546A is a quad bidirectional translating switch controlled via the I2C-bus. TheSCL/SDA upstream pair fans out to four downstream pairs, or channels. Any individualSCx/SDx channel or combination of channels can be selected, determined by thecontents of the programmable control register.
標(biāo)簽： channel 9546A 9546 PCA
上傳時(shí)間： 2013-11-16
上傳用戶：cc1915
The PCA9547 is an octal bidirectional translating multiplexer controlled by the I2C-bus.The SCL/SDA upstream pair fans out to eight downstream pairs, or channels. Only oneSCx/SDx channel can be selected at a time, determined by the contents of theprogrammable control register. The device powers up with Channel 0 connected, allowingimmediate communication between the master and downstream devices on that channel.
標(biāo)簽： channel 9547 mult PCA
上傳時(shí)間： 2014-12-28
上傳用戶：270189020
The PCA9548A is an octal bidirectional translating switch controlled via the I2C-bus. TheSCL/SDA upstream pair fans out to eight downstream pairs, or channels. Any individualSCx/SDx channel or combination of channels can be selected, determined by thecontents of the programmable control register.An active LOW reset input allows the PCA9548A to recover from a situation where one ofthe downstream I2C-buses is stuck in a LOW state. Pulling the RESET pin LOW resets theI2C-bus state machine and causes all the channels to be deselected as does the internalPower-on reset function.
標(biāo)簽： channel 9548A 9548 PCA
上傳時(shí)間： 2013-10-13
上傳用戶：bakdesec
蟲(chóng)蟲(chóng)下載站版權(quán)所有 京ICP備2021023401號(hào)-1
