enter——選取或啟動 esc——放棄或取消 f1——啟動在線幫助窗口 tab——啟動浮動圖件的屬性窗口 pgup——放大窗口顯示比例 pgdn——縮小窗口顯示比例 end——刷新屏幕 del——刪除點取的元件（1個） ctrl+del——刪除選取的元件（2個或2個以上） x+a——取消所有被選取圖件的選取狀態 x——將浮動圖件左右翻轉 y——將浮動圖件上下翻轉 space——將浮動圖件旋轉90度 crtl+ins——將選取圖件復制到編輯區里 shift+ins——將剪貼板里的圖件貼到編輯區里 shift+del——將選取圖件剪切放入剪貼板里 alt+backspace——恢復前一次的操作 ctrl+backspace——取消前一次的恢復 crtl+g——跳轉到指定的位置 crtl+f——尋找指定的文字
上傳時間： 2013-11-01
上傳用戶：a296386173
This document provides practical, common guidelines for incorporating PCI Express interconnect layouts onto Printed Circuit Boards (PCB) ranging from 4-layer desktop baseboard designs to 10- layer or more server baseboard designs. Guidelines and constraints in this document are intended for use on both baseboard and add-in card PCB designs. This includes interconnects between PCI Express devices located on the same baseboard (chip-to-chip routing) and interconnects between a PCI Express device located “down” on the baseboard and a device located “up” on an add-in card attached through a connector. This document is intended to cover all major components of the physical interconnect including design guidelines for the PCB traces, vias and AC coupling capacitors, as well as add-in card edge-finger and connector considerations. The intent of the guidelines and examples is to help ensure that good high-speed signal design practices are used and that the timing/jitter and loss/attenuation budgets can also be met from end-to-end across the PCI Express interconnect. However, while general physical guidelines and suggestions are given, they may not necessarily guarantee adequate performance of the interconnect for all layouts and implementations. Therefore, designers should consider modeling and simulation of the interconnect in order to ensure compliance to all applicable specifications. The document is composed of two main sections. The first section provides an overview of general topology and interconnect guidelines. The second section concentrates on physical layout constraints where bulleted items at the beginning of a topic highlight important constraints, while the narrative that follows offers additional insight.
上傳時間： 2014-01-24
上傳用戶：s363994250
A simple utility to split a concatenated vCard format file into separate files (IETF RFC 2426 - vCard MIME Directory Profile). It splits on the BEGIN:VCARD and END:VCARD tags. It was created to help import a Lotus Organizer export file into Palm Desktop
標簽： concatenated separate utility simple
上傳時間： 2013-12-20
上傳用戶：gxf2016
c語言編程規范Style guidelines and programming practices for C/C++ code for Dynamic Software Solutions. Use the checklist at the end of this document prior to submitting code for peer review.
標簽： programming guidelines Solutions for
上傳時間： 2014-07-11
上傳用戶：aeiouetla
此代碼可以實現以下功能 使用wordappalication 組件，代碼如下 啟動Word時用如下代碼： begin try Wordapplication.Connect except MessageDlg(’Word may not be installed’, mtError, [mbOk], 0) Abort end Wordapplication.Visible := True WordApplication.Caption := ’Delphi automation’ end
標簽： wordappalication 代碼
上傳時間： 2014-01-22
上傳用戶：Divine
此為編譯原理實驗報告 學習消除文法左遞規算法，了解消除文法左遞規在語法分析中的作用 內含 設計算法 目的 源碼 等等.... 算法:消除左遞歸算法為: （1）把文法G的所有非終結符按任一種順序排列成P1,P2,…Pn 按此順序執行 （2）FOR i:=1 TO n DO BEGIN FOR j:=1 DO 把形如Pi→Pjγ的規則改寫成 Pi→δ1γ δ2γ … δkγ。其中Pj→δ1 δ2 … δk是關于Pj的所有規則； 消除關于Pi規則的直接左遞歸性 END （3）化簡由（2）所得的文法。即去除那些從開始符號出發永遠無法到達的非終結符的 產生規則。
上傳時間： 2015-03-29
上傳用戶：極客
Copyright© 2004 Sergiu Dumitriu, Marta Gî rdea, Că tă lin Hriţ cu Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License" All brand names, product names, or trademarks belong to their respective holders.
標簽： Permission Copyright 259 Dumitriu
上傳時間： 2015-04-02
上傳用戶：jackgao
TOYFDTD1 is a stripped-down minimalist, 3D FDTD code demonstrating the basic tasks in implementing a simple 3D FDTD simulation. An idealized rectangular waveguide is modeled by treating the interior of the mesh as free space and enforcing PEC conditions on the faces of the mesh. A simplified plane wave source is inserted at one end. First released 12 April 1999. Version 1.03 released 2 December 1999.
標簽： demonstrating stripped-down implementing minimalist
上傳時間： 2013-12-21
上傳用戶：無聊來刷下
jboss 開發人員 手冊 JBoss: A Developer s Notebook also introduces the management console, the web services messaging features, enhanced monitoring capabilities, and shows you how to improve performance. At the end of each lab, you ll find a section called "What about..." that anticipates and answers likely follow-up questions, along with a section that points you to articles and other resources if you need more information.
標簽： introduces management Developer the
上傳時間： 2015-04-17
上傳用戶：dreamboy36
RSA算法實現(經典) 1. 首先要把文件夾中的rsa.c文件拷貝到運行工具（如TURBOC2）下文件夾名為INCLUDE的文件夾中。 （在本機上已經做過，所以不需要做） 2. RSA的加密對象為C盤下文件名為CODE.txt的前8位（如果沒有一定要在C盤下建立一個文件名為CODE.txt的文件， 把要加密的數據寫到文件里），加密后在C盤下生成一個文件名為RSACIPER.txt文件。 （在本機上已經做過，所以不需要做以上二步） 但在其它機子上一定得完成以上二步，方可運行。 3. RSA的解密對象為C盤下文件名RSACIPER.txt文件，解密后在C盤下生成為End＿CODE.txt文件。 運行步驟 （計算PK SK R）－－＞（A_RSA加密）－－＞（A_RSA解密）。
上傳時間： 2013-12-11
上傳用戶：wangdean1101
