lab 2 – Synthesizable MATlab
This lab exercise will explore the effects that different MATlab coding styles have on hardware. The lab has two parts, each of which begins with a short introduction. This lab exercise is based on the simple MATlab FIR filter model shown below:
This lab exercise will introduce you to AccelDSP’s floating- to fixed-point conversion features. AccelDSP will automatically generate a fixed-point representation of a floating-point design. This process is controllable by using quantize directives.
This lab exercise will introduce you to the AccelWare IP generators. AccelWare is a library of over fifty IP generators, available in the form of three toolkits that produce synthesizable MATlab for common MATlab built in and toolbox functions. Each generator offers macro and micro-architecture selections that allow full customization of the generated model to the target application requirements.
This lab exercise will cover the use of AccelDSP’s design exploration capabilities that include mapping variables to memory and unrolling loop and vector operations. You will learn how to create different hardware architectures without modifying the MATlab source to explore different area/performance tradeoffs.
