<rt id="44mau"></rt>
Finite state machines are widely used in digital circuit designs. Generally, when designing a state machine using an HDL, the synthesis tools will optimize away all states that cannot be reached and generate a highly optimized circuit. Sometimes, however, the optimization is not acceptable. For example, if the circuit powers up in an invalid state, or the circuit is in an extreme working environment and a glitch sends it into an undesired state, the circuit may never get back to its normal operating condition.
標(biāo)簽： Creating Machines Mentor State
上傳時(shí)間： 2013-10-08
上傳用戶(hù)：wangzhen1990
DC-link Automotive: MKP1849 (Customized)電動(dòng)汽車(chē)電驅(qū)直流母線電容（顧客訂制品）MKP1849系列.MKP1849-可集成母線排，大大降低了寄生電感，提高了系統(tǒng)穩(wěn)定性。
標(biāo)簽： DC-LINK 電動(dòng)汽車(chē) 電容
上傳時(shí)間： 2013-10-13
上傳用戶(hù)：nanfeicui
J-Link V8個(gè)人使用經(jīng)驗(yàn)寫(xiě)成的用戶(hù)手冊(cè)
標(biāo)簽： J-Link 經(jīng)驗(yàn) 用戶(hù)手冊(cè)
上傳時(shí)間： 2013-10-07
上傳用戶(hù)：hulee
教你如何制作一個(gè)J-Link V8仿真器！ 已經(jīng)成功！
上傳時(shí)間： 2013-10-15
上傳用戶(hù)：truth12
介紹一種人機(jī)交互系統(tǒng)的可靠性設(shè)計(jì)方案。該系統(tǒng)基于Memory-link通信協(xié)議，采用了目前流行的基于ARM7架構(gòu)的S3C44BOX作為主控芯片，通過(guò)RS-422實(shí)現(xiàn)人機(jī)交互通信。結(jié)合抗干擾的硬件設(shè)計(jì)和穩(wěn)定有效運(yùn)行的軟件設(shè)計(jì)方案，實(shí)現(xiàn)了在強(qiáng)干擾下穩(wěn)定可靠的通信。實(shí)驗(yàn)結(jié)果表明，本系統(tǒng)抗干擾能力強(qiáng)、運(yùn)行穩(wěn)定可靠，在自主開(kāi)發(fā)控制系統(tǒng)的人機(jī)交互通信部分具有一定的參考價(jià)值。
標(biāo)簽： Memory-link 協(xié)議 人機(jī)交互系統(tǒng) 可靠性設(shè)計(jì)
上傳時(shí)間： 2013-11-21
上傳用戶(hù)：cknck
J-LINK仿真器詳細(xì)教程 flash下載操作等
上傳時(shí)間： 2013-11-14
上傳用戶(hù)：JamesB
本文主要介紹MDK4.10下，連接ST-Link II的設(shè)置方法，給出了所有所需的配置文件。
上傳時(shí)間： 2013-11-22
上傳用戶(hù)：kang1923
本文論述了狀態(tài)機(jī)的verilog編碼風(fēng)格,以及不同編碼風(fēng)格的優(yōu)缺點(diǎn)，Steve Golson's 1994 paper, "State Machine Design Techniques for Verilog and VHDL" [1], is agreat paper on state machine design using Verilog, VHDL and Synopsys tools. Steve's paper alsooffers in-depth background concerning the origin of specific state machine types.This paper, "State Machine Coding Styles for Synthesis," details additional insights into statemachine design including coding style approaches and a few additional tricks.
標(biāo)簽： Synthesis Machine Coding Styles
上傳時(shí)間： 2013-10-12
上傳用戶(hù)：sardinescn
One of the strengths of Synplify is the Finite State Machine compiler. This is a powerfulfeature that not only has the ability to automatically detect state machines in the sourcecode, and implement them with either sequential, gray, or one-hot encoding. But alsoperform a reachability analysis to determine all the states that could possibly bereached, and optimize away all states and transition logic that can not be reached.Thus, producing a highly optimal final implementation of the state machine.
標(biāo)簽： Synplicity Machine Verilog Design
上傳時(shí)間： 2013-10-20
上傳用戶(hù)：蒼山觀海
Finite state machines are widely used in digital circuit designs. Generally, when designing a state machine using an HDL, the synthesis tools will optimize away all states that cannot be reached and generate a highly optimized circuit. Sometimes, however, the optimization is not acceptable. For example, if the circuit powers up in an invalid state, or the circuit is in an extreme working environment and a glitch sends it into an undesired state, the circuit may never get back to its normal operating condition.
標(biāo)簽： Creating Machines Mentor State
上傳時(shí)間： 2013-11-02
上傳用戶(hù)：xauthu
蟲(chóng)蟲(chóng)下載站版權(quán)所有 京ICP備2021023401號(hào)-1
