亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频

蟲蟲首頁| 資源下載| 資源專輯| 精品軟件
登錄| 注冊

machine-independent

  • Java technology has evolved from a programming language designed to create machine-independent embe

    Java technology has evolved from a programming language designed to create machine-independent embedded systems into a robust, vendor-independent, machine-independent, server-side technology, enabling the corporate community to realize the full potential of web-centric applications. Java began with the release of the Java Development Kit (JDK). It was obv

    標簽: machine-independent programming technology designed

    上傳時間: 2013-12-28

    上傳用戶:lacsx

  • State Machine Coding Styles for Synthesis

      本文論述了狀態機的verilog編碼風格,以及不同編碼風格的優缺點,Steve Golson's 1994 paper, "State Machine Design Techniques for Verilog and VHDL" [1], is agreat paper on state machine design using Verilog, VHDL and Synopsys tools. Steve's paper alsooffers in-depth background concerning the origin of specific state machine types.This paper, "State Machine Coding Styles for Synthesis," details additional insights into statemachine design including coding style approaches and a few additional tricks.

    標簽: Synthesis Machine Coding Styles

    上傳時間: 2013-10-15

    上傳用戶:dancnc

  • Design Safe Verilog State Machine(Synplicity)

      One of the strengths of Synplify is the Finite State Machine compiler. This is a powerfulfeature that not only has the ability to automatically detect state machines in the sourcecode, and implement them with either sequential, gray, or one-hot encoding. But alsoperform a reachability analysis to determine all the states that could possibly bereached, and optimize away all states and transition logic that can not be reached.Thus, producing a highly optimal final implementation of the state machine.

    標簽: Synplicity Machine Verilog Design

    上傳時間: 2013-10-23

    上傳用戶:司令部正軍級

  • 基于FPGA+DSP模式的智能相機設計

    針對嵌入式機器視覺系統向獨立化、智能化發展的要求,介紹了一種嵌入式視覺系統--智能相機。基于對智能相機體系結構、組成模塊和圖像采集、傳輸和處理技術的分析,對國內外的幾款智能相機進行比較。綜合技術發展現狀,提出基于FPGA+DSP模式的硬件平臺,并提出智能相機的發展方向。分析結果表明,該系統設計可以實現脫離PC運行,完成圖像獲取與分析,并作出相應輸出。 Abstract:  This paper introduced an embedded vision system-intelligent camera ,which was for embedded machine vision systems to an independent and intelligent development requirements. Intelligent camera architecture, component modules and image acquisition, transmission and processing technology were analyzed. After comparing integrated technology development of several intelligent cameras at home and abroad, the paper proposed the hardware platform based on FPGA+DSP models and made clear direction of development of intelligent cameras. On the analysis of the design, the results indicate that the system can run from the PC independently to complete the image acquisition and analysis and give a corresponding output.

    標簽: FPGA DSP 模式 智能相機

    上傳時間: 2013-10-24

    上傳用戶:bvdragon

  • State Machine Coding Styles for Synthesis

      本文論述了狀態機的verilog編碼風格,以及不同編碼風格的優缺點,Steve Golson's 1994 paper, "State Machine Design Techniques for Verilog and VHDL" [1], is agreat paper on state machine design using Verilog, VHDL and Synopsys tools. Steve's paper alsooffers in-depth background concerning the origin of specific state machine types.This paper, "State Machine Coding Styles for Synthesis," details additional insights into statemachine design including coding style approaches and a few additional tricks.

    標簽: Synthesis Machine Coding Styles

    上傳時間: 2013-10-12

    上傳用戶:sardinescn

  • Design Safe Verilog State Machine(Synplicity)

      One of the strengths of Synplify is the Finite State Machine compiler. This is a powerfulfeature that not only has the ability to automatically detect state machines in the sourcecode, and implement them with either sequential, gray, or one-hot encoding. But alsoperform a reachability analysis to determine all the states that could possibly bereached, and optimize away all states and transition logic that can not be reached.Thus, producing a highly optimal final implementation of the state machine.

    標簽: Synplicity Machine Verilog Design

    上傳時間: 2013-10-20

    上傳用戶:蒼山觀海

  • 基于FPGA+DSP模式的智能相機設計

    針對嵌入式機器視覺系統向獨立化、智能化發展的要求,介紹了一種嵌入式視覺系統--智能相機。基于對智能相機體系結構、組成模塊和圖像采集、傳輸和處理技術的分析,對國內外的幾款智能相機進行比較。綜合技術發展現狀,提出基于FPGA+DSP模式的硬件平臺,并提出智能相機的發展方向。分析結果表明,該系統設計可以實現脫離PC運行,完成圖像獲取與分析,并作出相應輸出。 Abstract:  This paper introduced an embedded vision system-intelligent camera ,which was for embedded machine vision systems to an independent and intelligent development requirements. Intelligent camera architecture, component modules and image acquisition, transmission and processing technology were analyzed. After comparing integrated technology development of several intelligent cameras at home and abroad, the paper proposed the hardware platform based on FPGA+DSP models and made clear direction of development of intelligent cameras. On the analysis of the design, the results indicate that the system can run from the PC independently to complete the image acquisition and analysis and give a corresponding output.

    標簽: FPGA DSP 模式 智能相機

    上傳時間: 2013-11-14

    上傳用戶:無聊來刷下

  • Boltzmann Machine Optimization 人工智能人工神經網絡源碼

    Boltzmann Machine Optimization 人工智能人工神經網絡源碼

    標簽: Optimization Boltzmann Machine 人工智能

    上傳時間: 2014-12-07

    上傳用戶:努力努力再努力

  • libpcap is a system-independent interface for user-level packet capture. libpcap provides a portable

    libpcap is a system-independent interface for user-level packet capture. libpcap provides a portable framework for low-level network monitoring. Applications include network statistics collection, security monitoring, network debugging, etc.

    標簽: libpcap system-independent user-level interface

    上傳時間: 2014-08-11

    上傳用戶:saharawalker

  • Tiny Machine的源碼

    Tiny Machine的源碼,一個簡單易學習的

    標簽: Machine Tiny 源碼

    上傳時間: 2015-01-21

    上傳用戶:D&L37

主站蜘蛛池模板: 南康市| 常宁市| 隆尧县| 雅安市| 东海县| 金堂县| 凤山县| 上饶县| 清河县| 崇左市| 林甸县| 镇雄县| 松阳县| 嘉鱼县| 乌海市| 平顶山市| 鹤峰县| 浑源县| 侯马市| 苗栗县| 平南县| 新巴尔虎左旗| 盈江县| 辛集市| 汉沽区| 金昌市| 余江县| 岐山县| 昭觉县| 崇文区| 高州市| 定边县| 烟台市| 保亭| 含山县| 贺兰县| 上犹县| 禹城市| 长宁区| 礼泉县| 东港市|