亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频

蟲蟲首頁| 資源下載| 資源專輯| 精品軟件
登錄| 注冊

mixed-Timing

  • VGA時序標準08版

    有最新高清標準1920*1080,Proposed VESA and Industry Standards and Guidelines for Computer Display Monitor Timing (DMT) Version 1.0, Revision 12p, Draft 3

    標簽: VGA 時序 標準

    上傳時間: 2013-06-12

    上傳用戶:y307115118

  • [測試書籍]ESSENTIALS OF ELECTRONIC TESTING FOR DIGITAL, MEMORY AND&nb

    ·[測試書籍]ESSENTIALS OF ELECTRONIC TESTING FOR DIGITAL, MEMORY AND MIXED-SIGNAL VLSI CIRCUITS 

    標簽: nbsp ESSENTIALS ELECTRONIC DIGITAL

    上傳時間: 2013-07-21

    上傳用戶:euroford

  • 嵌入式系統編程的電子書

    ·詳細說明:一些嵌入式系統編程的電子書,包括嵌入式的C編程,TI的RTOS以及LINUX文件列表:  DSPBIOS 5.30 Textual Configuration.pdf  DSPBIOS Driver.pdf  DSPBIOS Timing Benchmarks for.pdf  dspRTOS.pdf&nbs

    標簽: 嵌入式 系統編程 電子書

    上傳時間: 2013-05-17

    上傳用戶:wangchong

  • 正確的混合信號設計印刷電路板(PCB)的接地

    Abstract: This tutorial discusses proper printed-circuit board (PCB) grounding for mixed-signal designs. Formost applications a simple method without cuts in the ground plane allows for successful PCB layouts withthis kind of IC. We begin this document with the basics: where the current flows. Later, we describe how toplace components and route signal traces to minimize problems with crosstalk. Finally, we move on toconsider power supply-currents and end by discussing how to extend what we have learned to circuits withmultiple mixed-signal ICs.

    標簽: PCB 印刷電路板 混合信號

    上傳時間: 2013-11-04

    上傳用戶:pol123

  • LTC1099基于PC的數據采集板實現

    A complete design for a data acquisition card for the IBM PC is detailed in this application note. Additionally, C language code is provided to allow sampling of data at speed of more than 20kHz. The speed limitation is strictly based on the execution speed of the "C" data acquisition loop. A "Turbo" XT can acquire data at speeds greater than 20kHz. Machines with 80286 and 80386 processors can go faster than 20kHz. The computer that was used as a test bed in this application was an XT running at 4.77MHz and therefore all system timing and acquisition time measurements are based on a 4.77MHz clock speed.

    標簽: 1099 LTC 數據 采集板

    上傳時間: 2013-10-29

    上傳用戶:BOBOniu

  • Analog Circuit Design in Porta

    •Founded in Jan. 08, 2001 in Shanghai, China.•Fabless IDH focused on Analog & Mixed Signal Chip design & marketing •Over 100 IC introduced.•Over 200 OEM Customer worldwide•ISO-9000 Certified•Distribution Channel in Taiwan, China & Japan To achieve 100% customer satisfactionby producing the technically advanced product with the best quality, on-time delivery and service. Leverages on proprietary process and world-class engineering team to develop innovative & high quality analog solutions that add value to electronics equipment.

    標簽: Circuit Analog Design Porta

    上傳時間: 2013-10-24

    上傳用戶:songnanhua

  • 高速數字系統設計下載pdf

    高速數字系統設計下載pdf:High-Speed Digital SystemDesign—A Handbook ofInterconnect Theory and DesignPracticesStephen H. HallGarrett W. HallJames A. McCallA Wiley-Interscience Publication JOHN WILEY & SONS, INC.New York • Chichester • Weinheim • Brisbane • Singapore • TorontoCopyright © 2000 by John Wiley & Sons, Inc.speeddigital systems at the platform level. The book walks the reader through everyrequired concept, from basic transmission line theory to digital timing analysis, high-speedmeasurement techniques, as well as many other topics. In doing so, a unique balancebetween theory and practical applications is achieved that will allow the reader not only tounderstand the nature of the problem, but also provide practical guidance to the solution.The level of theoretical understanding is such that the reader will be equipped to see beyondthe immediate practical application and solve problems not contained within these pages.Much of the information in this book has not been needed in past digital designs but isabsolutely necessary today. Most of the information covered here is not covered in standardcollege curricula, at least not in its focus on digital design, which is arguably one of the mostsignificant industries in electrical engineering.The focus of this book is on the design of robust high-volume, high-speed digital productssuch as computer systems, with particular attention paid to computer busses. However, thetheory presented is applicable to any high-speed digital system. All of the techniquescovered in this book have been applied in industry to actual digital products that have beensuccessfully produced and sold in high volume.Practicing engineers and graduate and undergraduate students who have completed basicelectromagnetic or microwave design classes are equipped to fully comprehend the theorypresented in this book. At a practical level, however, basic circuit theory is all thebackground required to apply the formulas in this book.

    標簽: 高速數字 系統設計

    上傳時間: 2013-10-26

    上傳用戶:縹緲

  • 高速電路傳輸線效應分析與處理

    隨著系統設計復雜性和集成度的大規模提高,電子系統設計師們正在從事100MHZ以上的電路設計,總線的工作頻率也已經達到或者超過50MHZ,有一大部分甚至超過100MHZ。目前約80% 的設計的時鐘頻率超過50MHz,將近50% 以上的設計主頻超過120MHz,有20%甚至超過500M。當系統工作在50MHz時,將產生傳輸線效應和信號的完整性問題;而當系統時鐘達到120MHz時,除非使用高速電路設計知識,否則基于傳統方法設計的PCB將無法工作。因此,高速電路信號質量仿真已經成為電子系統設計師必須采取的設計手段。只有通過高速電路仿真和先進的物理設計軟件,才能實現設計過程的可控性。傳輸線效應基于上述定義的傳輸線模型,歸納起來,傳輸線會對整個電路設計帶來以下效應。 · 反射信號Reflected signals · 延時和時序錯誤Delay & Timing errors · 過沖(上沖/下沖)Overshoot/Undershoot · 串擾Induced Noise (or crosstalk) · 電磁輻射EMI radiation

    標簽: 高速電路 傳輸線 效應分析

    上傳時間: 2013-11-16

    上傳用戶:lx9076

  • pci e PCB設計規范

    This document provides practical, common guidelines for incorporating PCI Express interconnect layouts onto Printed Circuit Boards (PCB) ranging from 4-layer desktop baseboard designs to 10- layer or more server baseboard designs. Guidelines and constraints in this document are intended for use on both baseboard and add-in card PCB designs. This includes interconnects between PCI Express devices located on the same baseboard (chip-to-chip routing) and interconnects between a PCI Express device located “down” on the baseboard and a device located “up” on an add-in card attached through a connector. This document is intended to cover all major components of the physical interconnect including design guidelines for the PCB traces, vias and AC coupling capacitors, as well as add-in card edge-finger and connector considerations. The intent of the guidelines and examples is to help ensure that good high-speed signal design practices are used and that the timing/jitter and loss/attenuation budgets can also be met from end-to-end across the PCI Express interconnect. However, while general physical guidelines and suggestions are given, they may not necessarily guarantee adequate performance of the interconnect for all layouts and implementations. Therefore, designers should consider modeling and simulation of the interconnect in order to ensure compliance to all applicable specifications. The document is composed of two main sections. The first section provides an overview of general topology and interconnect guidelines. The second section concentrates on physical layout constraints where bulleted items at the beginning of a topic highlight important constraints, while the narrative that follows offers additional insight.  

    標簽: pci PCB 設計規范

    上傳時間: 2013-10-15

    上傳用戶:busterman

  • DN1011 簡單高效率隔離型反激式電源

      While simplicity and high effi ciency (for cool running) areno longer optional features in isolated power supplies, itis traditionally diffi cult to achieve both. Achieving higheffi ciency often requires the use of advanced topologiesand home-brewed secondary synchronous rectifi cationschemes once reserved only for higher power applications.This only adds to the parts count and to the designcomplexity associated with the reference and optocouplercircuits typically used to maintain isolation. Fortunately, abreakthrough IC makes it possible to achieve both high efficiency and simplicity in a synchronous fl yback topology.The LT®3825 simplifi es and improves the performance oflow voltage, high current fl yback supplies by providingprecise synchronous rectifi er timing and eliminating theneed for optocoupler feedback while maintaining excellentregulation and superior loop response.

    標簽: 1011 DN 高效率 隔離型

    上傳時間: 2013-10-16

    上傳用戶:wayne595

主站蜘蛛池模板: 留坝县| 三江| 景谷| 德阳市| 广丰县| 佛冈县| 门源| 米脂县| 营山县| 晋州市| 甘肃省| 额尔古纳市| 色达县| 阿图什市| 宁波市| 宁乡县| 临朐县| 桦甸市| 潞城市| 淳安县| 城口县| 于田县| 河曲县| 太湖县| 华宁县| 孙吴县| 乌恰县| 泸水县| 苗栗市| 鹤庆县| 南宫市| 四会市| 桂林市| 仲巴县| 桑植县| 冷水江市| 东明县| 喜德县| 乐清市| 新乐市| 隆回县|