HSSDRC IP core is the configurable universal SDRAM controller with adaptive bank control and adaptive command pipeline.
HSSDRC IP core and IP core testbench has been written on SystemVerilog and has been tested in Modelsim.
HSSDRC IP core is licensed under MIT License
標(biāo)簽：
configurable
controller
universal
adaptive
上傳時(shí)間：
2017-06-25
上傳用戶：皇族傳媒
