亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频

蟲蟲首頁| 資源下載| 資源專輯| 精品軟件
登錄| 注冊

proxy-based

  • Analog Solutions for Xilinx FPGAs

    Designing withProgrammable Logicin an Analog WorldProgrammable logic devicesrevolutionized digital design over 25years ago, promising designers a blankchip to design literally any functionand program it in the field. PLDs canbe low-logic density devices that usenonvolatile sea-of-gates cells calledcomplex programmable logic devices(CPLDs) or they can be high-densitydevices based on SRAM look-up tables

    標簽: Solutions Analog Xilinx FPGAs

    上傳時間: 2013-11-01

    上傳用戶:a67818601

  • WP369可擴展式處理平臺-各種嵌入式系統的理想解決方案

    WP369可擴展式處理平臺-各種嵌入式系統的理想解決方案 :Delivering unrivaled levels of system performance,flexibility, scalability, and integration to developers,Xilinx's architecture for a new Extensible Processing Platform is optimized for system power, cost, and size. Based on ARM's dual-core Cortex™-A9 MPCore processors and Xilinx’s 28 nm programmable logic,the Extensible Processing Platform takes a processor-centric approach by defining a comprehensive processor system implemented with standard design methods. This approach provides Software Developers a familiar programming environment within an optimized, full featured,powerful, yet low-cost, low-power processing platform.

    標簽: 369 WP 擴展式 處理平臺

    上傳時間: 2013-10-22

    上傳用戶:685

  • xilinx Zynq-7000 EPP產品簡介

    The Xilinx Zynq-7000 Extensible Processing Platform (EPP) redefines the possibilities for embedded systems, giving system and software architects and developers a flexible platform to launch their new solutions and traditional ASIC and ASSP users an alternative that aligns with today’s programmable imperative. The new class of product elegantly combines an industrystandard ARMprocessor-based system with Xilinx 28nm programmable logic—in a single device. The processor boots first, prior to configuration of the programmable logic. This, along with a streamlined workflow, saves time and effort and lets software developers and hardware designers start development simultaneously. 

    標簽: xilinx Zynq 7000 EPP

    上傳時間: 2013-11-01

    上傳用戶:dingdingcandy

  • PLD對FPGA數據加密

    SRAM-based FPGAs are non-volatile devices. Upon powerup, They are required to be programmed from an external source. This procedure allows anyone to easily monitor the bit-stream, and clone the device. The problem then becomes how can you effectively protect your intellectual property from others in an architecture where the part is externally programmed?

    標簽: FPGA PLD 數據加密

    上傳時間: 2013-11-06

    上傳用戶:wl9454

  • 基于FPGA+DSP模式的智能相機設計

    針對嵌入式機器視覺系統向獨立化、智能化發展的要求,介紹了一種嵌入式視覺系統--智能相機。基于對智能相機體系結構、組成模塊和圖像采集、傳輸和處理技術的分析,對國內外的幾款智能相機進行比較。綜合技術發展現狀,提出基于FPGA+DSP模式的硬件平臺,并提出智能相機的發展方向。分析結果表明,該系統設計可以實現脫離PC運行,完成圖像獲取與分析,并作出相應輸出。 Abstract:  This paper introduced an embedded vision system-intelligent camera ,which was for embedded machine vision systems to an independent and intelligent development requirements. Intelligent camera architecture, component modules and image acquisition, transmission and processing technology were analyzed. After comparing integrated technology development of several intelligent cameras at home and abroad, the paper proposed the hardware platform based on FPGA+DSP models and made clear direction of development of intelligent cameras. On the analysis of the design, the results indicate that the system can run from the PC independently to complete the image acquisition and analysis and give a corresponding output.

    標簽: FPGA DSP 模式 智能相機

    上傳時間: 2013-10-24

    上傳用戶:bvdragon

  • 基于CPLD的QDPSK調制解調電路設計

    為了在CDMA系統中更好地應用QDPSK數字調制方式,在分析四相相對移相(QDPSK)信號調制解調原理的基礎上,設計了一種QDPSK調制解調電路,它包括串并轉換、差分編碼、四相載波產生和選相、相干解調、差分譯碼和并串轉換電路。在MAX+PLUSⅡ軟件平臺上,進行了編譯和波形仿真。綜合后下載到復雜可編程邏輯器件EPM7128SLC84-15中,測試結果表明,調制電路能正確選相,解調電路輸出數據與QDPSK調制輸入數據完全一致,達到了預期的設計要求。 Abstract:  In order to realize the better application of digital modulation mode QDPSK in the CDMA system, a sort of QDPSK modulation-demodulation circuit was designed based on the analysis of QDPSK signal modulation-demodulation principles. It included serial/parallel conversion circuit, differential encoding circuit, four-phase carrier wave produced and phase chosen circuit, coherent demodulation circuit, difference decoding circuit and parallel/serial conversion circuit. And it was compiled and simulated on the MAX+PLUSⅡ software platform,and downloaded into the CPLD of EPM7128SLC84-15.The test result shows that the modulation circuit can exactly choose the phase,and the output data of the demodulator circuit is the same as the input data of the QDPSK modulate. The circuit achieves the prospective requirement of the design.

    標簽: QDPSK CPLD 調制解調 電路設計

    上傳時間: 2014-01-13

    上傳用戶:qoovoop

  • 基于FPGA的光纖光柵解調系統的研究

     波長信號的解調是實現光纖光柵傳感網絡的關鍵,基于現有的光纖光柵傳感器解調方法,提出一種基于FPGA的雙匹配光纖光柵解調方法,此系統是一種高速率、高精度、低成本的解調系統,并且通過引入雙匹配光柵有效地克服了雙值問題同時擴大了檢測范圍。分析了光纖光柵的測溫原理并給出了該方案軟硬件設計,綜合考慮系統的解調精度和FPGA的處理速度給出了基于拉格朗日的曲線擬合算法。 Abstract:  Sensor is one of the most important application of the fiber grating. Wavelength signal demodulating is the key techniques to carry out fiber grating sensing network, based on several existing methods of fiber grating sensor demodulation inadequate, a two-match fiber grating demodulation method was presented. This system is a high-speed, high precision, low-cost demodulation system. And by introducing a two-match grating effectively overcomes the problem of double value while expands the scope of testing. This paper analyzes the principle of fiber Bragg grating temperature and gives the software and hardware design of the program. Considering the system of demodulation accuracy and processing speed of FPGA,this paper gives the curve fitting algorithm based on Lagrange.

    標簽: FPGA 光纖光柵 解調系統

    上傳時間: 2014-07-24

    上傳用戶:caiguoqing

  • 8259 VHDL代碼

    a8259 可編程中斷控制 altera提供 The a8259 is designed to simplify the implementation of the interrupt interface  in 8088 and 8086  based microcomputer systems. The device is known as a programmable interrupt controller.  The a8259 receives and prioritizes up to 8 interrupts,  and in the cascade mode, this can be expanded up to  64 interrupts. An asynchronous reset and a clock input have been added to improve operation and reliability.

    標簽: 8259 VHDL 代碼

    上傳時間: 2014-11-29

    上傳用戶:zhyiroy

  • 移動Ad hoc環境下的LBS位置保護算法的研究

    傳統的基于位置信息的服務(LBS)的隱私保護需要LBS提供者(簡稱LSP)與用戶之間通過第三方作為中介來進行信息交換,但這種模式極易遭到攻擊者攻擊。為此提出一種基于K-匿名機制的隱形空間算法KABSCA(k-anonymity based spatial cloaking algorithm ),通過移動設備獨立建立一個分布式網絡直接與LSP通訊進而避免了第三方的安全威脅。仿真實驗顯示:使用這種算法,用戶可以享受到高質量的信息服務以及高度的隱私保護。

    標簽: hoc LBS 移動Ad 環境

    上傳時間: 2013-11-06

    上傳用戶:540750247

  • Modbus詳解(全書+PDF)第四章:以PC Based Controller設計Modbus通信程序

    Modbus詳解(全書+PDF)

    標簽: Modbus Controller Based

    上傳時間: 2013-10-09

    上傳用戶:lijinchuan

主站蜘蛛池模板: 抚州市| 东源县| 井冈山市| 天水市| 和田市| 全椒县| 泉州市| 香港 | 虹口区| 保亭| 仙游县| 天柱县| 荥经县| 正定县| 大同市| 马尔康县| 揭西县| 井陉县| 山阳县| 普陀区| 浦江县| 宁阳县| 双辽市| 庆阳市| 江口县| 通化县| 定兴县| 梨树县| 青河县| 云龙县| 门源| 古蔺县| 辽阳市| 华亭县| 聊城市| 酉阳| 土默特右旗| 肥东县| 舞阳县| 眉山市| 抚顺县|