亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频

蟲蟲首頁| 資源下載| 資源專輯| 精品軟件
登錄| 注冊

sOftware-defined

  • The Software Engineering Institute’s (SEI) Capability Maturity Model (CMM) provides a well-known ben

    The Software Engineering Institute’s (SEI) Capability Maturity Model (CMM) provides a well-known benchmark of software process maturity. The CMM has become a popular vehicle for assessing the maturity of an organization’s software process in many domains. This white paper describes how the Rational Unified Process can support an organization that is trying to achieve CMM Level-2, Repeatable, and Level-3, Defined, software process maturity levels.

    標簽: Engineering Capability well-known Institute

    上傳時間: 2017-02-27

    上傳用戶:zhichenglu

  • Software+Radio

    Software Radio (SR) is one of the most important emerging technologies for the future of wireless communication services. By moving radio functionality into software, it promises to give flexible radio systems that are multi-service, multi- standard, multi-band, reconfigurable and reprogrammable by software. Today’s radios are matched to a particular class of signals that are well defined bytheircarrierfrequencies,modulationformatsandbandwidths.Aradiotransmitter today can only up convert signals with well-defined bandwidths over defined center frequencies, while, on the other side of the communication chain, a radio receiver can only down convert well-defined signal bandwidths, transmitted over specified carrier frequencies.

    標簽: Software Radio

    上傳時間: 2020-06-01

    上傳用戶:shancjb

  • 基于FPGA的數(shù)字中頻收發(fā)信機的設(shè)計與實現(xiàn).rar

    軟件無線電(Software Defined Radio)是無線通信系統(tǒng)收發(fā)信機的發(fā)展方向,它使得通信系統(tǒng)的設(shè)計者可以將主要精力集中到收發(fā)機的數(shù)字處理上,而不必過多關(guān)注電路實現(xiàn)。在進行數(shù)字處理時,常用的方案包括現(xiàn)場可編程門陣列(FPGA)、數(shù)字信號處理器(DSP)和專用集成電路(ASIC)。FPGA以其相對較低的功耗和相對較低廉的成本,成為許多通信系統(tǒng)的首先方案。正是在這樣的前提下,本課題結(jié)合軟件無線電技術(shù),研究并實現(xiàn)基于FPGA的數(shù)字收發(fā)信機。 @@ 本論文主要研究了發(fā)射機和接收機的結(jié)構(gòu)和相關(guān)的硬件實現(xiàn)問題。首先,從理論上對發(fā)射機和接收機結(jié)構(gòu)進行研究,找到收發(fā)信機設(shè)計中關(guān)鍵問題。其次,在理論上有深刻認識的基礎(chǔ)上,以FPGA為手段,將反饋控制算法、反饋補償算法和前饋補償算法落實到硬件電路上。同步一直是數(shù)字通信系統(tǒng)中的關(guān)鍵問題,它也是本文的研究重點。本文在研究了已有各種同步方法的基礎(chǔ)上,設(shè)計了一種新的同步方法和相應(yīng)的接收機結(jié)構(gòu),并以硬件電路將其實現(xiàn)。最后,針對所設(shè)計的硬件系統(tǒng),本文還進行了充分的硬件系統(tǒng)測試。硬件測試的各項數(shù)據(jù)結(jié)果表明系統(tǒng)設(shè)計方案是可行的,基本實現(xiàn)了數(shù)字中頻收發(fā)機系統(tǒng)的設(shè)計要求。 @@ 本文中發(fā)射機系統(tǒng)是以Altera公司EP2C70F672C6為硬件平臺,接收機系統(tǒng)以Altera公司EP2S180F1020C3為硬件平臺。收發(fā)系統(tǒng)均是在Ouartus Ⅱ 8.0環(huán)境下,通過編寫Verilog HDL代碼和調(diào)用Altera IP core加以實現(xiàn)。在將設(shè)計方案落實到硬件電路實現(xiàn)之前,各種算法均使用MATLAB進行原理仿真,并在MATLAB仿真得到正確結(jié)果的基礎(chǔ)上,使用Quartus Ⅱ 8.0中的功能仿真工具和時序仿真工具進行了前仿真和后仿真。所有仿真結(jié)果無誤后,可下載至硬件平臺進行調(diào)試,通過Quartus Ⅱ 8.0中集成的SignalTap邏輯分析儀,可以實時觀察電路中各點信號的變化情況,并結(jié)合示波器和頻譜儀,得到硬件測試結(jié)果。 @@關(guān)鍵詞:SDR;數(shù)字收發(fā)機;FPGA;載波同步;符號同步

    標簽: FPGA 數(shù)字中頻 收發(fā)信機

    上傳時間: 2013-04-24

    上傳用戶:diaorunze

  • Fpga Implementation Of Digital Timing Recovery In Software Radio Receiver

    Fpga Implementation Of Digital Timing Recovery In Software Radio Receiver

    標簽: Implementation Recovery Receiver Software

    上傳時間: 2013-09-05

    上傳用戶:panpanpan

  • FPGA in the software radio

    FPGA in the software radio

    標簽: software radio FPGA the

    上傳時間: 2013-09-06

    上傳用戶:lina2343

  • simulation software which after compile from microcontroller software

    simulation software which after compile from microcontroller software

    標簽: software microcontroller simulation compile

    上傳時間: 2013-09-22

    上傳用戶:hulee

  • MAX7456在可視倒車雷達中的應(yīng)用

    為解決傳統(tǒng)可視倒車雷達視頻字符疊加器結(jié)構(gòu)復(fù)雜,可靠性差,成本高昂等問題,在可視倒車雷達設(shè)計中采用視頻字符發(fā)生器芯片MAX7456。該芯片集成了所有用于產(chǎn)生用戶定義OSD,并將其插入視頻信號中所需的全部功能,僅需少量的外圍阻容元件即可正常工作。給出了以MAX7456為核心的可視倒車雷達的軟、硬件實現(xiàn)方案及設(shè)計實例。該方案具有電路結(jié)構(gòu)簡單、價格低廉、符合人體視覺習慣的特點。經(jīng)實際裝車測試,按該方案設(shè)計的可視倒車雷達視場清晰、提示字符醒目、工作可靠,可有效降低駕駛員倒車時的工作強度、減少倒車事故的發(fā)生。 Abstract:  A new video and text generation chip,MAX7456,was used in the design of video parking sensor in order to simplify system structure,improve reliability and reduce cost. This chip included all the necessary functions to generate user-defined OSDs and to add them into the video signals. It could be put into work with addition of just a small number of resistances and capacitors. This paper provided software and hardware implementation solutions and design example based on the chip. The system had the characteristics of simplicity in circuit structure,lower cost,and comfort for the nature of human vision. Loading road test demonstrates high video and text display quality and reliable performance,which makes the driver easy to see backward and reduces chance of accidents.

    標簽: 7456 MAX 可視倒車 中的應(yīng)用

    上傳時間: 2013-12-10

    上傳用戶:qiaoyue

  • Input Signal Rise and Fall Tim

    All inputs of the C16x family have Schmitt-Trigger input characteristics. These Schmitt-Triggers are intended to always provide proper internal low and high levels, even if anundefined voltage level (between TTL-VIL and TTL-VIH) is externally applied to the pin.The hysteresis of these inputs, however, is very small, and can not be properly used in anapplication to suppress signal noise, and to shape slow rising/falling input transitions.Thus, it must be taken care that rising/falling input signals pass the undefined area of theTTL-specification between VIL and VIH with a sufficient rise/fall time, as generally usualand specified for TTL components (e.g. 74LS series: gates 1V/us, clock inputs 20V/us).The effect of the implemented Schmitt-Trigger is that even if the input signal remains inthe undefined area, well defined low/high levels are generated internally. Note that allinput signals are evaluated at specific sample points (depending on the input and theperipheral function connected to it), at that signal transitions are detected if twoconsecutive samples show different levels. Thus, only the current level of an input signalat these sample points is relevant, that means, the necessary rise/fall times of the inputsignal is only dependant on the sample rate, that is the distance in time between twoconsecutive evaluation time points. If an input signal, for instance, is sampled throughsoftware every 10us, it is irrelevant, which input level would be seen between thesamples. Thus, it would be allowable for the signal to take 10us to pass through theundefined area. Due to the sample rate of 10us, it is assured that only one sample canoccur while the signal is within the undefined area, and no incorrect transition will bedetected. For inputs which are connected to a peripheral function, e.g. capture inputs, thesample rate is determined by the clock cycle of the peripheral unit. In the case of theCAPCOM unit this means a sample rate of 400ns @ 20MHz CPU clock. This requiresinput signals to pass through the undefined area within these 400ns in order to avoidmultiple capture events.For input signals, which do not provide the required rise/fall times, external circuitry mustbe used to shape the signal transitions.In the attached diagram, the effect of the sample rate is shown. The numbers 1 to 5 in thediagram represent possible sample points. Waveform a) shows the result if the inputsignal transition time through the undefined TTL-level area is less than the time distancebetween the sample points (sampling at 1, 2, 3, and 4). Waveform b) can be the result ifthe sampling is performed more than once within the undefined area (sampling at 1, 2, 5,3, and 4).Sample points:1. Evaluation of the signal clearly results in a low level2. Either a low or a high level can be sampled here. If low is sampled, no transition willbe detected. If the sample results in a high level, a transition is detected, and anappropriate action (e.g. capture) might take place.3. Evaluation here clearly results in a high level. If the previous sample 2) had alreadydetected a high, there is no change. If the previous sample 2) showed a low, atransition from low to high is detected now.

    標簽: Signal Input Fall Rise

    上傳時間: 2013-10-23

    上傳用戶:copu

  • 介紹C16x系列微控制器的輸入信號升降時序圖及特性

    All inputs of the C16x family have Schmitt-Trigger input characteristics. These Schmitt-Triggers are intended to always provide proper internal low and high levels, even if anundefined voltage level (between TTL-VIL and TTL-VIH) is externally applied to the pin.The hysteresis of these inputs, however, is very small, and can not be properly used in anapplication to suppress signal noise, and to shape slow rising/falling input transitions.Thus, it must be taken care that rising/falling input signals pass the undefined area of theTTL-specification between VIL and VIH with a sufficient rise/fall time, as generally usualand specified for TTL components (e.g. 74LS series: gates 1V/us, clock inputs 20V/us).The effect of the implemented Schmitt-Trigger is that even if the input signal remains inthe undefined area, well defined low/high levels are generated internally. Note that allinput signals are evaluated at specific sample points (depending on the input and theperipheral function connected to it), at that signal transitions are detected if twoconsecutive samples show different levels. Thus, only the current level of an input signalat these sample points is relevant, that means, the necessary rise/fall times of the inputsignal is only dependant on the sample rate, that is the distance in time between twoconsecutive evaluation time points. If an input signal, for instance, is sampled throughsoftware every 10us, it is irrelevant, which input level would be seen between thesamples. Thus, it would be allowable for the signal to take 10us to pass through theundefined area. Due to the sample rate of 10us, it is assured that only one sample canoccur while the signal is within the undefined area, and no incorrect transition will bedetected. For inputs which are connected to a peripheral function, e.g. capture inputs, thesample rate is determined by the clock cycle of the peripheral unit. In the case of theCAPCOM unit this means a sample rate of 400ns @ 20MHz CPU clock. This requiresinput signals to pass through the undefined area within these 400ns in order to avoidmultiple capture events.

    標簽: C16x 微控制器 輸入信號 時序圖

    上傳時間: 2014-04-02

    上傳用戶:han_zh

  • XA-S3 I2C driver software

    This application note demonstrates how to write an Inter Integrated Circuit bus driver (I2C) for the XA-S3 16-bitMicrocontroller from Philips Semiconductors.Not only the driver software is given. This note also contains a set of (example) interface routines and a smalldemo application program. All together it offers the user a quick start in writing a complete I2C system applicationwith the PXAS3x.The driver routines support interrupt driven single master transfers. Furthermore, the routines are suitable foruse in conjunction with real time operating systems.

    標簽: software driver XA-S I2C

    上傳時間: 2013-11-02

    上傳用戶:zw380105939

主站蜘蛛池模板: 民丰县| 信阳市| 积石山| 泰兴市| 瑞安市| 始兴县| 钟山县| 和平县| 岢岚县| 铜山县| 博白县| 宣威市| 通榆县| 济宁市| 鄯善县| 友谊县| 九江市| 西和县| 翁源县| 无极县| 黑水县| 门源| 四子王旗| 麟游县| 临夏县| 三门峡市| 荆州市| 卫辉市| 西贡区| 北流市| 农安县| 郴州市| 工布江达县| 安图县| 施甸县| 周口市| 虎林市| 乳源| 天祝| 祥云县| 乌海市|