亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频

蟲蟲首頁| 資源下載| 資源專輯| 精品軟件
登錄| 注冊

schematic

  • cadence操作常用快捷鍵總結

    schematic常用快捷鍵 x:檢查并存盤 s:存盤 [:縮小 ]:放大 F:整圖居中顯示 u:撤銷上一次操作 Esc:清楚剛鍵入的命令 c:復制 m:移動

    標簽: cadence 操作 快捷鍵

    上傳時間: 2013-11-21

    上傳用戶:王楚楚

  • altium designer Protel DOS schematic Libraries

    內有51單片機、74系列等眾多芯片原理圖及封裝,是altium designer的使用者的寶貴資源

    標簽: Libraries schematic designer altium

    上傳時間: 2013-10-22

    上傳用戶:bqc1245824354

  • 運用LT3092電流源以高線性度來實現溫度至電流轉換

      One of the fi rst lessons in a basic electronics coursecovers the symbols for resistors, capacitors, inductors,voltage sources and current sources. Althougheach symbol represents a functional component of areal-world circuit, only some of the symbols have directphysical counterparts. For instance, the three discretepassive devices—resistors, capacitors, inductors—canbe picked off a shelf and placed on a real board muchas their symbolic analogs appear in a basic schematic.Likewise, while voltage sources have no direct 2-terminalanalog, a voltage source can be easily built with an offthe-shelf linear regulator.

    標簽: 3092 LT 電流源 溫度

    上傳時間: 2013-11-24

    上傳用戶:simonpeng

  • nios ii 入門手冊中文版

    nios ii 入門手冊中文版 一、建立quartus ii工程 首先,雙擊quartus ii 9.1圖標打開軟件,界面如下圖1.1所示 1.1 新建工程 (1) 點擊file –>New  Project  Wizard 出現圖1.2所示的對話框。 (2) 點擊Next。如圖1.3所示:第一行是工程的路徑,二、三行為實體名。填好后點擊Next。 (3)此處可選擇加入已設計好的文件到工程,點擊Next。 (4)選擇設計器件如圖1.5所示。接著點擊Next (5)接著點擊Next。無需改動,點擊finish,顯示如下圖所示。 (6)此時,工程已經建立完成,接下來需要建立一個原理圖輸入文件,點擊file –>New ->Block  Diagram/schematic  File  后如圖所示。

    標簽: nios ii 入門手冊

    上傳時間: 2014-12-25

    上傳用戶:cx111111

  • 單片機Flash存儲器壞塊自動檢測

    在深入了解Flash存儲器的基礎上,采用單片機自動檢測存儲器無效塊。主要通過讀取每一塊的第1、第2頁內容,判斷該塊的好壞,并給出具體的實現過程,以及部分關鍵的電路原理圖和C語言程序代碼。該設計最終實現單片機自動檢測Flash壞塊的功能,并通過讀取ID號檢測Flash的性能,同時該設計能夠存儲和讀取1GB數據。 Abstract:  On the basis of in-depth understanding the Flash chips,this paper designs a new program which using the SCM to detect the invalid block.Mainly through reading the data of the first and second page to detect the invalid block.Specific implementation procedure was given,and the key circuit schematic diagram and C language program code was introduced.This design achieved the function of using the MCU checks the invalid block finally,and increased the function by reading the ID number of Flash to get the performance of the memory.And the design also can write and read1GB data

    標簽: Flash 單片機 存儲器 自動檢測

    上傳時間: 2013-10-25

    上傳用戶:taozhihua1314

  • 基于單片機和基站器件EM4095的手持式低頻RFID讀卡器

    介紹一種采用單片機技術和基站器件EM4095的手持式低頻RFID讀卡器方案。首先對整個系統框架進行說明,然后介紹主要功能模塊的設計,給出了各模塊的原理圖。重點描述了基站器件EM4095的性能參數和功能原理,最后描述了該系統的主程序流程圖。 Abstract:  In this paper,a handheld RFID reader based on MCU and EM4095 is introduced.At first,the configuration of this system is explained.Then the design of main modules and schematic documents are particularly presented.The parameters and principle of the chip EM4095 are introduced in detail. At last,the main software flow is given

    標簽: 4095 RFID EM 單片機

    上傳時間: 2013-10-18

    上傳用戶:windypsm

  • CAN與RS232轉換節點的設計與實現

    CAN與RS232轉換節點的設計與實現 介紹將CAN總線接口與RS232總線接口相互轉換的設計方法和2種總線電平轉換關系,實現CAN總線與各模塊的接口設計,制定了相應的軟硬件設計方案,并給出軟件設計流程圖以及部分硬件設計原理圖。為CAN總線與RS232總線互聯提供了一種方法,對CAN總線與RS232總線接口設備的互聯和廣泛應用的實現具有重要意義。關鍵詞:CAN總線;RS-232總線;串行通信Design and Realization of CAN and RS232 Transformation NodeZHOU Wei, CHENG Xiao-hong(Information Institute, Wuhan University of Technology, Wuhan 430070)【Abstract】This paper introduces one design method of the CAN bus interface and the RS232 bus interface interconversion, emphasizes two kindof bus level transformation relations, realizes the CAN bus and various modules connection design, formulates the design proposal of correspondingsoftware and hardware, and gives the flow chart of software design as well as the partial schematic diagram of hardware design. It providesonemethod for the CAN bus and the RS232 bus interconnection, has the vital significance to widespread application realization of the CAN busand theRS232 bus interface equipment interconnection.【Key words】CAN bus; RS-232 bus; serial communication

    標簽: CAN 232 RS 轉換

    上傳時間: 2013-11-04

    上傳用戶:leesuper

  • UART 4 UART參考設計,Xilinx提供VHDL代碼

    UART 4 UART參考設計,Xilinx提供VHDL代碼 uart_vhdl This zip file contains the following folders:  \vhdl_source  -- Source VHDL files:      uart.vhd  - top level file      txmit.vhd - transmit portion of uart      rcvr.vhd -  - receive portion of uart \vhdl_testfixture  -- VHDL Testbench files. This files only include the testbench behavior, they         do not instantiate the DUT. This can easily be done in a top-level VHDL          file or a schematic. This folder contains the following files:      txmit_tb.vhd  -- Test bench for txmit.vhd.      rcvr_tf.vhd  -- Test bench for rcvr.vhd.

    標簽: UART Xilinx VHDL 參考設計

    上傳時間: 2013-11-07

    上傳用戶:jasson5678

  • Rf And Microwave Power Amplifier Design(2005)

    The main objective of this book is to present all the relevant informationrequired for RF and micro-wave power amplifier design includingwell-known and novel theoretical approaches and practical design techniquesas well as to suggest optimum design approaches effectively combininganalytical calculations and computer-aided design. This bookcan also be very useful for lecturing to promote the analytical way ofthinking with practical verification by making a bridge between theoryand practice of RF and microwave engineering. As it often happens, anew result is the well-forgotten old one. Therefore, the demonstrationof not only new results based on new technologies or circuit schematicsis given, but some sufficiently old ideas or approaches are also introduced,that could be very useful in modern practice or could contributeto appearance of new ideas or schematic techniques.

    標簽: Amplifier Microwave Design Power

    上傳時間: 2013-12-22

    上傳用戶:vodssv

  • Allegro FPGA System Planner中文介紹

      完整性高的FPGA-PCB系統化協同設計工具   Cadence OrCAD and Allegro FPGA System Planner便可滿足較復雜的設計及在設計初級產生最佳的I/O引腳規劃,并可透過FSP做系統化的設計規劃,同時整合logic、schematic、PCB同步規劃單個或多個FPGA pin的最佳化及layout placement,借由整合式的界面以減少重復在design及PCB Layout的測試及修正的過程及溝通時間,甚至透過最佳化的pin mapping、placement后可節省更多的走線空間或疊構。   Specifying Design Intent   在FSP整合工具內可直接由零件庫選取要擺放的零件,而這些零件可直接使用PCB內的包裝,預先讓我們同步規劃FPGA設計及在PCB的placement。  

    標簽: Allegro Planner System FPGA

    上傳時間: 2013-11-06

    上傳用戶:wwwe

主站蜘蛛池模板: 昂仁县| 新余市| 昌黎县| 新郑市| 南乐县| 加查县| 皋兰县| 壶关县| 和平县| 平顺县| 定襄县| 顺平县| 江油市| 平昌县| 九寨沟县| 微博| 璧山县| 莎车县| 潍坊市| 汝南县| 合阳县| 会理县| 洛扎县| 秀山| 富裕县| 聂荣县| 定陶县| 商丘市| 社会| 启东市| 清远市| 瑞金市| 扬中市| 普宁市| 勐海县| 凤庆县| 城步| 桂东县| 辽宁省| 名山县| 利川市|