相 關 資 源

• AVR IP core writen in VHDL. It is beta version, working even with AVR studio免費下載

  資源簡介：AVR IP core writen in VHDL. It is beta version, working even with AVR studio

  標簽： AVR version working writen

  上傳時間： 2013-12-22

  上傳用戶：wcl168881111111

• 8051 core writen in VHDL, fully functional and tested免費下載

  資源簡介：8051 core writen in VHDL, fully functional and tested

  標簽： functional writen tested fully

  上傳時間： 2014-01-24

  上傳用戶：zl5712176

• USART coded in VHDL. It is writted in 5 files. I am uploading the files in order.免費下載

  資源簡介：USART coded in VHDL. It is writted in 5 files. I am uploading the files in order.

  標簽： files uploading in writted

  上傳時間： 2013-11-25

  上傳用戶：問題問題

• USART coded in VHDL. It is writted in 5 files. I am uploading the files in order.免費下載

  資源簡介：USART coded in VHDL. It is writted in 5 files. I am uploading the files in order.

  標簽： files uploading in writted

  上傳時間： 2014-11-05

  上傳用戶：lizhizheng88

• USART coded in VHDL. It is writted in 5 files. I am uploading the files in order.免費下載

  資源簡介：USART coded in VHDL. It is writted in 5 files. I am uploading the files in order.

  標簽： files uploading in writted

  上傳時間： 2013-12-30

  上傳用戶：wfeel

• USART coded in VHDL. It is writted in 5 files. I am uploading the files in order.免費下載

  資源簡介：USART coded in VHDL. It is writted in 5 files. I am uploading the files in order.

  標簽： files uploading in writted

  上傳時間： 2014-11-28

  上傳用戶：宋桃子

• USART coded in VHDL. It is writted in 5 files. I am uploading the files in order.免費下載

  資源簡介：USART coded in VHDL. It is writted in 5 files. I am uploading the files in order.

  標簽： files uploading in writted

  上傳時間： 2017-03-12

  上傳用戶：Andy123456

• This a calculator simulation program written in Labview. It is based on event structure introduced b免費下載

  資源簡介：This a calculator simulation program written in Labview. It is based on event structure introduced by Labviw 8.0 or later editions.

  標簽： calculator simulation introduced structure

  上傳時間： 2015-12-27

  上傳用戶：123456wh

• about how to develop network program in linux, it is a good start for those who want quickly to have免費下載

  資源簡介：about how to develop network program in linux, it is a good start for those who want quickly to have a insight about linux network program

  標簽： develop network program quickly

  上傳時間： 2016-01-20

  上傳用戶：dsgkjgkjg

• this is a source code made in powerbuilder, it is very useful免費下載

  資源簡介：this is a source code made in powerbuilder, it is very useful

  標簽： powerbuilder source useful this

  上傳時間： 2016-03-13

  上傳用戶：wyc199288

• AVR IP CORE 可以直接用于工程的開發和 已經通過編譯和仿真免費下載

  資源簡介：AVR IP CORE 可以直接用于工程的開發和 已經通過編譯和仿真

  標簽： CORE AVR IP 工程

  上傳時間： 2013-12-09

  上傳用戶：黑漆漆

• DTNSim2 is a simulator for Delay-Tolerant Networks (DTNs) written in Java. It is based on Sushant Ja免費下載

  資源簡介：DTNSim2 is a simulator for Delay-Tolerant Networks (DTNs) written in Java. It is based on Sushant Jain s DTNSim, which was used for the Routing in a delay tolerant network paper. It has been exensively modified.

  標簽： Delay-Tolerant simulator Networks DTNSim2

  上傳時間： 2016-11-06

  上傳用戶：tianyi223

• Cross street lights driver in VHDL. It have been tested on XILINX 9500.免費下載

  資源簡介：Cross street lights driver in VHDL. It have been tested on XILINX 9500.

  標簽： street lights driver XILINX

  上傳時間： 2017-03-24

  上傳用戶：gengxiaochao

• the reference of java spring in chinese , it is useful for spring study. just try to read.免費下載

  資源簡介：the reference of java spring in chinese , it is useful for spring study. just try to read.

  標簽： spring reference chinese useful

  上傳時間： 2013-12-20

  上傳用戶：chenxichenyue

• Convolution taking algorithm written in matlab. It is basic and so simple. Can be understood by ever免費下載

  資源簡介：Convolution taking algorithm written in matlab. It is basic and so simple. Can be understood by everybody.

  標簽： Convolution understood algorithm written

  上傳時間： 2017-06-29

  上傳用戶：lz4v4

• RC4 SourceCode In C.it is a symetric algorithm免費下載

  資源簡介：RC4 SourceCode In C.it is a symetric algorithm

  標簽： SourceCode algorithm symetric RC4

  上傳時間： 2014-12-02

  上傳用戶：wfl_yy

• this a book about altera fpga device choice ,it is good for developing eda with fpga免費下載

  資源簡介：this a book about altera fpga device choice ,it is good for developing eda with fpga

  標簽： fpga developing altera device

  上傳時間： 2015-11-12

  上傳用戶：wendy15

• This the OXO example code plus the presentation. It is intended to provide you with some clues about免費下載

  資源簡介：This the OXO example code plus the presentation. It is intended to provide you with some clues about the structure and classes you may need for your second assignment. I have also included the jar file.

  標簽： presentation the intended example

  上傳時間： 2016-06-20

  上傳用戶：戀天使569

• it is a OFDM and QAM with dynamically X-QAM mdoulation scheme.免費下載

  資源簡介：it is a OFDM and QAM with dynamically X-QAM mdoulation scheme.

  標簽： dynamically mdoulation scheme X-QAM

  上傳時間： 2017-03-22

  上傳用戶：GHF

• Mathematic Pascal problems. it is a lil bit easy with a triangle structure. and the number inside.免費下載

  資源簡介：Mathematic Pascal problems. it is a lil bit easy with a triangle structure. and the number inside.

  標簽： Mathematic structure problems triangle

  上傳時間： 2013-12-11

  上傳用戶：清風冷雨

• it is a basic java player with playlist facility免費下載

  資源簡介：it is a basic java player with playlist facility

  標簽： facility playlist player basic

  上傳時間： 2014-11-02

  上傳用戶：zxc23456789

• This is our version of tetris, with "guidelines" as an option. These will allow you to easily se whe免費下載

  資源簡介：This is our version of tetris, with "guidelines" as an option. These will allow you to easily se where the pieces will fall, be highlighing the columns that the falling piece is at the given moment. Enjoy!

  標簽： guidelines version easily option

  上傳時間： 2013-12-17

  上傳用戶：520

• I ve written some many years ago dynamic Huffman algorithm to compress and decompress data. It is ma免費下載

  資源簡介：I ve written some many years ago dynamic Huffman algorithm to compress and decompress data. It is mainly targeted to data with some symbols occuring more often than the rest (e.g. having some data file consisted of 3 different symbols and t...

  標簽： decompress algorithm compress Huffman

  上傳時間： 2016-05-16

  上傳用戶：aysyzxzm

• A software input panel, a virtual keyboard for windows mobile/PocketPC. It is a undochable floating免費下載

  資源簡介：A software input panel, a virtual keyboard for windows mobile/PocketPC. It is a undochable floating SIP with only numeric input for calculators etc.. Uses bitmap buttons.

  標簽： undochable software PocketPC floating

  上傳時間： 2013-12-26

  上傳用戶：wangchong

• free hardware ip core about sparcv8,a soc cpu in vhdl免費下載

  資源簡介：free hardware ip core about sparcv8,a soc cpu in vhdl

  標簽： hardware sparcv about free

  上傳時間： 2015-11-10

  上傳用戶：xsnjzljj

• 8051的內核(vhdl) This is version 1.1. of the MC8051 IP core. 在FPGA上運行.供有精力的人研究.免費下載

  資源簡介：8051的內核(vhdl) This is version 1.1. of the MC8051 IP core. 在FPGA上運行.供有精力的人研究.

  標簽： 8051 version vhdl This

  上傳時間： 2013-12-16

  上傳用戶：gdgzhym

• The paper presents the CORDIC Algorithm, which has been implemented as an virtual component (IP core免費下載

  資源簡介：The paper presents the CORDIC Algorithm, which has been implemented as an virtual component (IP core) in a VHDL simulation environment. The core is packaged as a soft (VHDL) macro and it implements all transcenden-tal functions. Analysis of...

  標簽： implemented Algorithm component presents

  上傳時間： 2016-02-16

  上傳用戶：wcl168881111111

• This is is a bridge IP core to interface the Tensilica PIF bus protocol with the OpenCores WishBone.免費下載

  資源簡介：This is is a bridge IP core to interface the Tensilica PIF bus protocol with the OpenCores WishBone. It currently supports single-cycle as well as burst transfer operations. The core has been tested in a master-PIF slave-WB configuration.

  標簽： Tensilica OpenCores interface the

  上傳時間： 2013-12-21

  上傳用戶：gonuiln

• HSSDRC IP core is the configurable universal SDRAM controller with adaptive bank control and adaptiv免費下載

  資源簡介：HSSDRC IP core is the configurable universal SDRAM controller with adaptive bank control and adaptive command pipeline. HSSDRC IP core and IP core testbench has been written on SystemVerilog and has been tested in Modelsim. HSSDRC IP ...

  標簽： configurable controller universal adaptive

  上傳時間： 2017-06-25

  上傳用戶：皇族傳媒

• jamod is an object oriented implementation of the Modbus protocol, realized 100 in Java. It allows免費下載

  資源簡介：jamod is an object oriented implementation of the Modbus protocol, realized 100 in Java. It allows to quickly realize master and slave applications in various transport flavors (IP and serial).

  標簽： implementation oriented protocol realized

  上傳時間： 2017-07-17

  上傳用戶：LouieWu