亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频

蟲蟲首頁| 資源下載| 資源專輯| 精品軟件
登錄| 注冊

您現在的位置是:蟲蟲下載站 > 資源下載 > VHDL/FPGA/Verilog > Serial UART open source core. The design is engineered for use as a stand alone chip or for use with

Serial UART open source core. The design is engineered for use as a stand alone chip or for use with

  • 資源大小:6 K
  • 上傳時間: 2017-03-11
  • 上傳用戶:Lxb500
  • 資源積分:2 下載積分
  • 標      簽: engineered for use Serial

資 源 簡 介

Serial UART open source core. The design is engineered for use as a stand alone chip or for use with other of our cores. The reason for developing the Serial UART core is the fact, that asynchronous serial communication is very common that almost every machine understands it.Also, for OCRP-1, we needed a way of communication with a host computer, to make it available over the net.

相 關 資 源

主站蜘蛛池模板: 昌宁县| 齐河县| 无为县| 罗源县| 和平区| 甘洛县| 会理县| 祁东县| 棋牌| 沧州市| 扎鲁特旗| 屯留县| 肃宁县| 湘潭县| 洮南市| 寿宁县| 巴楚县| 普安县| 大庆市| 青冈县| 兴宁市| 兴仁县| 甘谷县| 东至县| 文登市| 淳化县| 革吉县| 呼和浩特市| 开远市| 赤峰市| 错那县| 嘉峪关市| 富蕴县| 安图县| 武乡县| 保德县| 汉中市| 韶关市| 翁牛特旗| 洛浦县| 谷城县|