亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频

蟲蟲首頁| 資源下載| 資源專輯| 精品軟件
登錄| 注冊

您現在的位置是:蟲蟲下載站 > 資源下載 > VHDL/FPGA/Verilog > Serial UART open source core. The design is engineered for use as a stand alone chip or for use with

Serial UART open source core. The design is engineered for use as a stand alone chip or for use with

  • 資源大?。?/b>6 K
  • 上傳時間: 2017-03-11
  • 上傳用戶:Lxb500
  • 資源積分:2 下載積分
  • 標      簽: engineered for use Serial

資 源 簡 介

Serial UART open source core. The design is engineered for use as a stand alone chip or for use with other of our cores. The reason for developing the Serial UART core is the fact, that asynchronous serial communication is very common that almost every machine understands it.Also, for OCRP-1, we needed a way of communication with a host computer, to make it available over the net.

相 關 資 源

主站蜘蛛池模板: 吉隆县| 霍邱县| 尼木县| 青州市| 葵青区| 邳州市| 曲靖市| 兴安县| 铜陵市| 德州市| 泰安市| 聊城市| 垫江县| 平塘县| 江孜县| 紫云| 白城市| 巴彦淖尔市| 尼勒克县| 布尔津县| 盐山县| 托克逊县| 巴马| 荣昌县| 秦皇岛市| 丘北县| 合水县| 红桥区| 屏南县| 仪陇县| 施甸县| 商洛市| 南郑县| 改则县| 枣阳市| 垣曲县| 万宁市| 伊金霍洛旗| 永康市| 荆门市| 潮安县|