亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频

蟲蟲首頁| 資源下載| 資源專輯| 精品軟件
登錄| 注冊

您現在的位置是:蟲蟲下載站 > 資源下載 > VHDL/FPGA/Verilog > Serial UART open source core. The design is engineered for use as a stand alone chip or for use with

Serial UART open source core. The design is engineered for use as a stand alone chip or for use with

  • 資源大小:6 K
  • 上傳時間: 2017-03-11
  • 上傳用戶:Lxb500
  • 資源積分:2 下載積分
  • 標      簽: engineered for use Serial

資 源 簡 介

Serial UART open source core. The design is engineered for use as a stand alone chip or for use with other of our cores. The reason for developing the Serial UART core is the fact, that asynchronous serial communication is very common that almost every machine understands it.Also, for OCRP-1, we needed a way of communication with a host computer, to make it available over the net.

相 關 資 源

主站蜘蛛池模板: 永安市| 勐海县| 吴川市| 正镶白旗| 沂水县| 宜城市| 嘉定区| 泾源县| 纳雍县| 崇信县| 昭通市| 博客| 肇东市| 义马市| 威海市| 衡山县| 竹山县| 增城市| 永康市| 新绛县| 绥德县| 康马县| 福建省| 应用必备| 瑞丽市| 黄浦区| 湟源县| 云林县| 武邑县| 桃江县| 建始县| 新余市| 梧州市| 崇阳县| 易门县| 揭西县| 辰溪县| 正宁县| 大石桥市| 双江| 望江县|