亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频

蟲蟲首頁| 資源下載| 資源專輯| 精品軟件
登錄| 注冊

您現(xiàn)在的位置是:蟲蟲下載站 > 資源下載 > VHDL/FPGA/Verilog > RS_latch using vhdl, When using static gates as building blocks, the most fundamental latch is the

RS_latch using vhdl, When using static gates as building blocks, the most fundamental latch is the

  • 資源大小:347 K
  • 上傳時間: 2017-07-30
  • 上傳用戶:xieqinplay
  • 資源積分:2 下載積分
  • 標      簽: using fundamental the RS_latch

資 源 簡 介

RS_latch using vhdl, When using static gates as building blocks, the most fundamental latch is the simple SR latch, where S and R stand for set and reset. It can be constructed from a pair of cross-coupled NOR (Not OR) logic gates. The stored bit is present on the output marked Q. Normally, in storage mode, the S and R inputs are both low, and feedback maintains the Q and Q outputs in a constant state, with Q the complement of Q. If S (Set) is pulsed high while R is held low, then the Q output is forced high, and stays high when S returns to low similarly, if R (Reset) is pulsed high while S is held low, then the Q output is forced low, and stays low when R returns to low.

相 關 資 源

主站蜘蛛池模板: 通州区| 烟台市| 沧源| 雅江县| 临夏市| 冀州市| 灌南县| 商水县| 万载县| 襄垣县| 太白县| 洛隆县| 宜城市| 龙南县| 玉溪市| 崇阳县| 阳曲县| 普兰店市| 开远市| 奉贤区| 南靖县| 山阳县| 彰武县| 交城县| 阳信县| 通州市| 金湖县| 五家渠市| 双鸭山市| 兴隆县| 江口县| 湟源县| 衡阳市| 隆子县| 驻马店市| 靖西县| 基隆市| 永济市| 赤壁市| 民和| 葫芦岛市|