?? example_en_16bit_s.qdf

?? VHDL examples for counter design, use QuickLogic eclips
?? QDF
?? 第 1 頁 / 共 3 頁
字號:
12 3 下一頁
# Created by ECS2SPDE version 9.5 Release Build2
# Thu Aug 14 12:15:41 2003

QDIF 3
file ql8325
package PS484
tools
  design 9500
end
library EXAMPLE_EN_16BIT_S
  gates 4
  terms 51
  ports 58
  gate INPAD_25UM cell BIDIR
    term vcc port OSEL port OQI port ESEL port EQE end
    term gnd port IQC port IE port IQE port IQR end
    term P port IP end
    term Q port IZ end
  end
  gate CKPAD_25UM cell CLOCK
    term P port IP end
    term Q port IC end
    term VCC end
    term GND end
  end
  gate SUPER_LOGIC cell LOGIC
    term A1 port A1 end
    term A2 port A2 end
    term A3 port A3 end
    term A4 port A4 end
    term A5 port A5 end
    term A6 port A6 end
    term B1 port B1 end
    term B2 port B2 end
    term C1 port C1 end
    term C2 port C2 end
    term D1 port D1 end
    term D2 port D2 end
    term E1 port E1 end
    term E2 port E2 end
    term F1 port F1 end
    term F2 port F2 end
    term F3 port F3 end
    term F4 port F4 end
    term F5 port F5 end
    term F6 port F6 end
    term MP port MP end
    term MS port MS end
    term NP port NP end
    term NS port NS end
    term OP port OP end
    term OS port OS end
    term PP port PP end
    term PS port PS end
    term QC port QC end
    term QR port QR end
    term QS port QS end
    term AZ port AZ end
    term FZ port FZ end
    term NZ port NZ end
    term OZ port OZ end
    term Q2Z port Q2Z end
    term QZ port QZ end
    term VCC end
    term GND end
  end
  gate OUTPAD_25UM cell BIDIR
    term VCC port EQE port IE port OSEL port ESEL end
    term GND port IQC port IQE port IQR end
    term A port OQI end
    term P port IP end
  end
end
logical example_en_16bit_s
  gates 40
  nets 150
  gate I1.I2.I2 master SUPER_LOGIC end
  gate I1.I3.I2 master SUPER_LOGIC end
  gate I1.I4.I2 master SUPER_LOGIC end
  gate I1.I5.I2 master SUPER_LOGIC end
  gate I1.I6.I2 master SUPER_LOGIC end
  gate I1.I7.I2 master SUPER_LOGIC end
  gate I1.I8.I2 master SUPER_LOGIC end
  gate I1.I9.I2 master SUPER_LOGIC end
  gate I2.I2 master SUPER_LOGIC end
  gate I3.I1 master OUTPAD_25UM end
  gate I3.I2 master OUTPAD_25UM end
  gate I3.I3 master OUTPAD_25UM end
  gate I3.I4 master OUTPAD_25UM end
  gate I3.I5 master OUTPAD_25UM end
  gate I3.I6 master OUTPAD_25UM end
  gate I3.I7 master OUTPAD_25UM end
  gate I3.I8 master OUTPAD_25UM end
  gate I3.I9 master OUTPAD_25UM end
  gate I3.I10 master OUTPAD_25UM end
  gate I3.I11 master OUTPAD_25UM end
  gate I3.I12 master OUTPAD_25UM end
  gate I3.I13 master OUTPAD_25UM end
  gate I3.I14 master OUTPAD_25UM end
  gate I3.I15 master OUTPAD_25UM end
  gate I3.I16 master OUTPAD_25UM end
  gate I4 master INPAD_25UM end
  gate I5 master CKPAD_25UM end
  gate I6 master CKPAD_25UM end
  gate I9.I8.I12 master SUPER_LOGIC pack end
  gate I9.I8.I15 master SUPER_LOGIC pack end
  gate I9.I8.I16.I1 master SUPER_LOGIC end
  gate I9.I8.I16.I2 master SUPER_LOGIC end
  gate I9.I8.I17.I1 master SUPER_LOGIC end
  gate I9.I8.I17.I2 master SUPER_LOGIC end
  gate I9.I9.I14 master SUPER_LOGIC pack end
  gate I9.I9.I19 master SUPER_LOGIC pack end
  gate I9.I9.I20.I1 master SUPER_LOGIC end
  gate I9.I9.I20.I2 master SUPER_LOGIC end
  gate I9.I9.I21.I1 master SUPER_LOGIC end
  gate I9.I9.I21.I2 master SUPER_LOGIC end
  net VCC
    gate I9.I9.I21.I2 term A5 end
    gate I9.I9.I21.I2 term C1 end
    gate I9.I9.I21.I1 term E1 end
    gate I9.I9.I21.I1 term F5 end
    gate I9.I9.I20.I2 term A5 end
    gate I9.I9.I20.I2 term C1 end
    gate I9.I9.I20.I1 term E1 end
    gate I9.I9.I20.I1 term F5 end
    gate I9.I9.I14 term OP end
    gate I9.I9.I14 term E1 end
    gate I9.I9.I14 term F5 end
    gate I9.I9.I19 term F3 end
    gate I9.I9.I19 term OP end
    gate I9.I9.I19 term F5 end
    gate I9.I8.I17.I2 term A5 end
    gate I9.I8.I17.I2 term C1 end
    gate I9.I8.I17.I1 term E1 end
    gate I9.I8.I17.I1 term F5 end
    gate I9.I8.I16.I2 term A5 end
    gate I9.I8.I16.I2 term C1 end
    gate I9.I8.I16.I1 term E1 end
    gate I9.I8.I16.I1 term F5 end
    gate I9.I8.I12 term E1 end
    gate I9.I8.I12 term C1 end
    gate I9.I8.I12 term OP end
    gate I9.I8.I15 term OP end
    gate I9.I8.I15 term C1 end
    gate I9.I8.I15 term E1 end
    gate I2.I2 term PP end
    gate I2.I2 term F5 end
    gate I2.I2 term F3 end
    gate I2.I2 term F1 end
    gate I2.I2 term NS end
    gate I2.I2 term D1 end
    gate I2.I2 term C1 end
    gate I2.I2 term B1 end
    gate I2.I2 term MS end
    gate I2.I2 term OS end
    gate I2.I2 term A5 end
    gate I2.I2 term A3 end
    gate I2.I2 term A1 end
    gate I1.I9.I2 term PP end
    gate I1.I9.I2 term F5 end
    gate I1.I9.I2 term F3 end
    gate I1.I9.I2 term F1 end
    gate I1.I9.I2 term NS end
    gate I1.I9.I2 term D1 end
    gate I1.I9.I2 term C1 end
    gate I1.I9.I2 term B1 end
    gate I1.I9.I2 term MS end
    gate I1.I9.I2 term OS end
    gate I1.I9.I2 term A5 end
    gate I1.I9.I2 term A3 end
    gate I1.I9.I2 term A1 end
    gate I1.I8.I2 term PP end
    gate I1.I8.I2 term F5 end
    gate I1.I8.I2 term F3 end
    gate I1.I8.I2 term F1 end
    gate I1.I8.I2 term NS end
    gate I1.I8.I2 term D1 end
    gate I1.I8.I2 term C1 end
    gate I1.I8.I2 term B1 end
    gate I1.I8.I2 term MS end
    gate I1.I8.I2 term OS end
    gate I1.I8.I2 term A5 end
    gate I1.I8.I2 term A3 end
    gate I1.I8.I2 term A1 end
    gate I1.I7.I2 term PP end
    gate I1.I7.I2 term F5 end
    gate I1.I7.I2 term F3 end
    gate I1.I7.I2 term F1 end
    gate I1.I7.I2 term NS end
    gate I1.I7.I2 term D1 end
    gate I1.I7.I2 term C1 end
    gate I1.I7.I2 term B1 end
    gate I1.I7.I2 term MS end
    gate I1.I7.I2 term OS end
    gate I1.I7.I2 term A5 end
    gate I1.I7.I2 term A3 end
    gate I1.I7.I2 term A1 end
    gate I1.I6.I2 term PP end
    gate I1.I6.I2 term F5 end
    gate I1.I6.I2 term F3 end
    gate I1.I6.I2 term F1 end
    gate I1.I6.I2 term NS end
    gate I1.I6.I2 term D1 end
    gate I1.I6.I2 term C1 end
    gate I1.I6.I2 term B1 end
    gate I1.I6.I2 term MS end
    gate I1.I6.I2 term OS end
    gate I1.I6.I2 term A5 end
    gate I1.I6.I2 term A3 end
    gate I1.I6.I2 term A1 end
    gate I1.I5.I2 term PP end
    gate I1.I5.I2 term F5 end
    gate I1.I5.I2 term F3 end
    gate I1.I5.I2 term F1 end
    gate I1.I5.I2 term NS end
    gate I1.I5.I2 term D1 end
    gate I1.I5.I2 term C1 end
    gate I1.I5.I2 term B1 end
    gate I1.I5.I2 term MS end
    gate I1.I5.I2 term OS end
    gate I1.I5.I2 term A5 end
    gate I1.I5.I2 term A3 end
    gate I1.I5.I2 term A1 end
    gate I1.I4.I2 term PP end
    gate I1.I4.I2 term F5 end
    gate I1.I4.I2 term F3 end
    gate I1.I4.I2 term F1 end
    gate I1.I4.I2 term NS end
    gate I1.I4.I2 term D1 end
    gate I1.I4.I2 term C1 end
    gate I1.I4.I2 term B1 end
    gate I1.I4.I2 term MS end
    gate I1.I4.I2 term OS end
    gate I1.I4.I2 term A5 end
    gate I1.I4.I2 term A3 end
    gate I1.I4.I2 term A1 end
    gate I1.I3.I2 term PP end
    gate I1.I3.I2 term F5 end
    gate I1.I3.I2 term F3 end
    gate I1.I3.I2 term F1 end
    gate I1.I3.I2 term NS end
    gate I1.I3.I2 term D1 end
    gate I1.I3.I2 term C1 end
    gate I1.I3.I2 term B1 end
    gate I1.I3.I2 term MS end
    gate I1.I3.I2 term OS end
    gate I1.I3.I2 term A5 end
    gate I1.I3.I2 term A3 end
    gate I1.I3.I2 term A1 end
    gate I1.I2.I2 term PP end
    gate I1.I2.I2 term F5 end
    gate I1.I2.I2 term F3 end
    gate I1.I2.I2 term F1 end
    gate I1.I2.I2 term NS end
    gate I1.I2.I2 term D1 end
    gate I1.I2.I2 term C1 end
    gate I1.I2.I2 term B1 end
    gate I1.I2.I2 term MS end
    gate I1.I2.I2 term OS end
    gate I1.I2.I2 term A5 end
    gate I1.I2.I2 term A3 end
    gate I1.I2.I2 term A1 end
  end
  net GND
    gate I9.I9.I21.I1 term PP end
    gate I9.I9.I21.I1 term PS end
    gate I9.I9.I21.I1 term F6 end
    gate I9.I9.I21.I1 term F4 end
    gate I9.I9.I21.I1 term F2 end
    gate I9.I9.I21.I1 term NS end
    gate I9.I9.I21.I1 term D2 end
    gate I9.I9.I21.I1 term MP end
    gate I9.I9.I21.I1 term OP end
    gate I9.I9.I21.I1 term OS end
    gate I9.I9.I21.I1 term A6 end
    gate I9.I9.I21.I1 term A4 end
    gate I9.I9.I21.I1 term A2 end
    gate I9.I9.I21.I1 term QS end
    gate I9.I9.I21.I2 term PP end
    gate I9.I9.I21.I2 term PS end
    gate I9.I9.I21.I2 term F6 end
    gate I9.I9.I21.I2 term F4 end
    gate I9.I9.I21.I2 term F2 end
    gate I9.I9.I21.I2 term NP end
    gate I9.I9.I21.I2 term B2 end
    gate I9.I9.I21.I2 term MS end
    gate I9.I9.I21.I2 term OP end
    gate I9.I9.I21.I2 term OS end
    gate I9.I9.I21.I2 term A6 end
    gate I9.I9.I21.I2 term A4 end
    gate I9.I9.I21.I2 term A2 end
    gate I9.I9.I21.I2 term QS end
    gate I9.I9.I20.I1 term PP end
    gate I9.I9.I20.I1 term PS end
    gate I9.I9.I20.I1 term F6 end
    gate I9.I9.I20.I1 term F4 end
    gate I9.I9.I20.I1 term F2 end
    gate I9.I9.I20.I1 term NS end
    gate I9.I9.I20.I1 term D2 end
    gate I9.I9.I20.I1 term MP end
    gate I9.I9.I20.I1 term OP end
    gate I9.I9.I20.I1 term OS end
    gate I9.I9.I20.I1 term A6 end
    gate I9.I9.I20.I1 term A4 end
    gate I9.I9.I20.I1 term A2 end
    gate I9.I9.I20.I1 term QS end
    gate I9.I9.I20.I2 term PP end
    gate I9.I9.I20.I2 term PS end
    gate I9.I9.I20.I2 term F6 end
    gate I9.I9.I20.I2 term F4 end
    gate I9.I9.I20.I2 term F2 end
    gate I9.I9.I20.I2 term NP end
    gate I9.I9.I20.I2 term B2 end
    gate I9.I9.I20.I2 term MS end
    gate I9.I9.I20.I2 term OP end
    gate I9.I9.I20.I2 term OS end
    gate I9.I9.I20.I2 term A6 end
    gate I9.I9.I20.I2 term A4 end
    gate I9.I9.I20.I2 term A2 end
    gate I9.I9.I20.I2 term QS end
    gate I9.I9.I14 term QS end
    gate I9.I9.I14 term A2 end
    gate I9.I9.I14 term A4 end
    gate I9.I9.I14 term A6 end
    gate I9.I9.I14 term OS end
    gate I9.I9.I14 term MS end
    gate I9.I9.I14 term MP end
    gate I9.I9.I14 term B1 end
    gate I9.I9.I14 term B2 end
    gate I9.I9.I14 term C1 end
    gate I9.I9.I14 term C2 end
    gate I9.I9.I14 term D2 end
    gate I9.I9.I14 term NP end
    gate I9.I9.I14 term F2 end
    gate I9.I9.I14 term F4 end
    gate I9.I9.I14 term F6 end
    gate I9.I9.I14 term PS end
    gate I9.I9.I14 term PP end
    gate I9.I9.I19 term D2 end
    gate I9.I9.I19 term C2 end
    gate I9.I9.I19 term C1 end
    gate I9.I9.I19 term B2 end
    gate I9.I9.I19 term B1 end
    gate I9.I9.I19 term MP end
    gate I9.I9.I19 term MS end
    gate I9.I9.I19 term OS end
    gate I9.I9.I19 term A6 end
    gate I9.I9.I19 term A4 end
    gate I9.I9.I19 term A2 end
    gate I9.I9.I19 term QS end
    gate I9.I9.I19 term E1 end
    gate I9.I9.I19 term E2 end
    gate I9.I9.I19 term NP end
    gate I9.I9.I19 term NS end
    gate I9.I9.I19 term F2 end
    gate I9.I9.I19 term F4 end
    gate I9.I9.I19 term F6 end
    gate I9.I9.I19 term PS end
    gate I9.I9.I19 term PP end
    gate I9.I8.I17.I1 term PP end
    gate I9.I8.I17.I1 term PS end
    gate I9.I8.I17.I1 term F6 end
    gate I9.I8.I17.I1 term F4 end
    gate I9.I8.I17.I1 term F2 end
    gate I9.I8.I17.I1 term NS end
    gate I9.I8.I17.I1 term D2 end
    gate I9.I8.I17.I1 term MP end
    gate I9.I8.I17.I1 term OP end
    gate I9.I8.I17.I1 term OS end
    gate I9.I8.I17.I1 term A6 end
    gate I9.I8.I17.I1 term A4 end
    gate I9.I8.I17.I1 term A2 end
    gate I9.I8.I17.I1 term QS end
    gate I9.I8.I17.I2 term PP end
    gate I9.I8.I17.I2 term PS end
    gate I9.I8.I17.I2 term F6 end
    gate I9.I8.I17.I2 term F4 end
    gate I9.I8.I17.I2 term F2 end
    gate I9.I8.I17.I2 term NP end
    gate I9.I8.I17.I2 term B2 end
    gate I9.I8.I17.I2 term MS end
    gate I9.I8.I17.I2 term OP end
    gate I9.I8.I17.I2 term OS end
    gate I9.I8.I17.I2 term A6 end
    gate I9.I8.I17.I2 term A4 end
    gate I9.I8.I17.I2 term A2 end
    gate I9.I8.I17.I2 term QS end
    gate I9.I8.I16.I1 term PP end
    gate I9.I8.I16.I1 term PS end
    gate I9.I8.I16.I1 term F6 end
    gate I9.I8.I16.I1 term F4 end
    gate I9.I8.I16.I1 term F2 end
    gate I9.I8.I16.I1 term NS end
    gate I9.I8.I16.I1 term D2 end
    gate I9.I8.I16.I1 term MP end
    gate I9.I8.I16.I1 term OP end
    gate I9.I8.I16.I1 term OS end
    gate I9.I8.I16.I1 term A6 end
    gate I9.I8.I16.I1 term A4 end
    gate I9.I8.I16.I1 term A2 end
    gate I9.I8.I16.I1 term QS end
    gate I9.I8.I16.I2 term PP end
    gate I9.I8.I16.I2 term PS end
    gate I9.I8.I16.I2 term F6 end
    gate I9.I8.I16.I2 term F4 end
    gate I9.I8.I16.I2 term F2 end
    gate I9.I8.I16.I2 term NP end
    gate I9.I8.I16.I2 term B2 end
    gate I9.I8.I16.I2 term MS end
    gate I9.I8.I16.I2 term OP end
    gate I9.I8.I16.I2 term OS end
12 3 下一頁
?? 文件大小 1269 K
?? 上傳用戶 zhang8818200
?? 所屬分類 VHDL/FPGA/Verilog
??? 相關標簽

#QuickLogic #examples #counter #design
?? 快捷鍵說明

復制代碼 Ctrl + C
搜索代碼 Ctrl + F
全屏模式 F11
切換主題 Ctrl + Shift + D
顯示快捷鍵 ?
增大字號 Ctrl + =
減小字號 Ctrl + -
亚洲欧美第一页_禁久久精品乱码_粉嫩av一区二区三区免费野_久草精品视频

?? example_en_16bit_s.qdf

?? 快捷鍵說明
